SCAS529B - AUGUST 1995 - REVISED SEPTEMBER 1996

- EPIC ™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPS


description

The 'AC10 contain three independent 3-input NAND gates. The devices perform the Boolean function $Y = \overline{A \bullet B \bullet C}$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

The SN54AC10 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AC10 is characterized for operation from -40° C to 85° C.

	FUNCTION TABLE (each gate)										
	INPUTS	OUTPUT									
Α	В	С	Y								
Н	Н	Н	L								
L	Х	Х	н								
Х	L	Х	н								
Х	Х	L	н								

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, DB, J, N, PW, and W packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54AC1	0JOI	R W PAC	KAGE	
SN74AC10	D, DB, N	, OR PW	PACKAGE	
	(TOP VII	EW)		


1A	þ	1	υ	14	þ	V _{CC} 1C
1B	Н	2		13	K	
2A	Н	3		12	R	1Y
2B 2C	Ч	4		11	R	3A
2C	Ч	5		10	R	3B
2Y GND	Ч	6		9	R	3C
GND	Ч	7		8	μ	3Y

SN54AC10 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

logic diagram, each gate (positive logic)



SCAS529B - AUGUST 1995 - REVISED SEPTEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)	-0.5 V to V _{CC} + 0.5 V -0.5 V to V _{CC} + 0.5 V ±20 mA ±20 mA ±50 mA ±200 mA): D package
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

recommended operating conditions (see Note 3)

			SN54/	AC10	SN74	AC10	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	6	2	6	V
		V _{CC} = 3 V	2.1		2.1		
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15		3.15		V
		$V_{CC} = 5.5 V$	3.85		3.85		
		$V_{CC} = 3 V$		0.9		0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		1.35		1.35	V
		$V_{CC} = 5.5 V$		1.65		1.65	
VI	Input voltage		0	VCC	0	VCC	V
VO	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 3 V$		-12		-12	
IOH	High-level output current	$V_{CC} = 4.5 V$		-24		-24	mA
		$V_{CC} = 5.5 V$		-24		-24	
		$V_{CC} = 3 V$		12		12	
IOL	Low-level output current	$V_{CC} = 4.5 V$		24		24	mA
		$V_{CC} = 5.5 V$		24		24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0	8	0	8	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCAS529B - AUGUST 1995 - REVISED SEPTEMBER 1996

DADAMETED	PARAMETER TEST CONDITIONS		Т	A = 25°C	;	SN54/	AC10	SN74	AC10	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9	2.99		2.9		2.9		
	I _{OH} = - 50 μA	4.5 V	4.4	4.99		4.4		4.4		
		5.5 V	5.4	5.49		5.4		5.4		
Vou	I _{OH} = - 12 mA	3 V	2.56			2.4		2.46		V
VOH	I _{OH} = – 24 mA	4.5 V	3.86			3.7		3.76		v
	IOH = -24 IIIA	5.5 V	4.86			4.7		4.76		
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
		3 V		0.002	0.1		0.1		0.1	
	I _{OL} = 50 μA	4.5 V		0.001	0.1		0.1		0.1	
		5.5 V		0.001	0.1		0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36		0.5		0.44	V
VOL	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	v
		5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
l	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			2		80		20	μΑ
Ci	$V_{I} = V_{CC} \text{ or } GND$	5 V		2.6						pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†]Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V $\pm\,$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	4 = 25°C	;	SN54	AC10	SN74	AC10	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	Any	v	1.5	6	9.5	1	11	1	10.5	ns
^t PHL	Ally		1.5	5.5	8.5	1	10	1	10	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V $\pm\,$ 0.5 V (unless otherwise noted) (see Figure 1)


	METER	FROM	то	T,	4 = 25°C	;	SN54/	AC10	SN74/	AC10	UNIT
		(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tp	чH	Anv	V	1.5	4.5	7	1	8.5	1	8	
tp	ΫHL	Any	T	1.5	4	6	1	7	1	6.5	ns

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	$C_L = 50 \text{ pF}, \text{ f} = 1 \text{ MHz}$	25	pF



SCAS529B - AUGUST 1995 - REVISED SEPTEMBER 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

🜵 Texas Instruments	THE WORLD LEADER IN DSP AND AND	A L O G
Products 💌	Development Tools Applications	GO
Search GO		nployment Global

PRODUCT FOLDER | PRODUCT INFO: <u>FEATURES | DESCRIPTION | DATASHEETS |</u> <u>PRICING/AVAILABILITY | SAMPLES |</u> <u>APPLICATION NOTES | RELATED DOCUMENTS</u>

PRODUCT SUPPORT: TRAINING

SN74AC10, Triple 3-Input Positive-NAND Gates DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74AC10			
Voltage Nodes (V)	5, 3.3			
Vcc range (V)	2.0 to 6.0			
Input Level	CMOS			
Output Level	CMOS			
Output Drive (mA)	-24/24			
No. of Gates	3			
Static Current	0.02			
tpd(max) (ns)	8			

FEATURES

Back to Top

- EPICTM (Enhanced -Performance Implanted CMOS) 1 μ m Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPS

DESCRIPTION

Back to Top

EPIC is a trademark of Texas Instruments Incorporated.

The 'AC10 contain three independent 3-input NAND gates. The devices perform the Boolean function $Y = \overline{A \cdot B \cdot C}$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

The SN54AC10 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AC10 is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

Back to Top

2 of 3

To view the following documents, Acrobat Reader 3.x is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

Full datasheet in Acrobat PDF: scas529b.pdf (81 KB) (Updated: 09/01/1996) Full datasheet in Zipped PostScript: scas529b.psz (80 KB)

APPLICATION NOTES

<u>Back to Top</u>

Back to Top

View Application Reports for Digital Logic

- CMOS Power Consumption And CPD Calculation (SCAA035B Updated: 06/01/1997)
- Designing With Logic (SDYA009C Updated: 06/01/1997)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Using High Speed CMOS And Advanced CMOS In Systems With Multiple Vcc (SCLA008 -Updated: 04/01/1996)

RELATED DOCUMENTS

- Documentation Rules (SAP) And Ordering Information (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

SAMPLES	<u>Back to Top</u>									
ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP (°C)</u>	<u>STATUS</u>	<u>SAMPLES</u>					
SN74AC10D	D	14	-40 TO 85	ACTIVE	Request Samples					
SN74AC10PWLE	<u>PW</u>	14	-40 TO 85	OBSOLETE						

PRICING/AVAILABILITY

Back to Top

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP</u> (°C)	<u>STATUS</u>	<u>BUDGETARY</u> <u>PRICE</u> <u>US\$/UNIT</u> <u>QTY=1000+</u>	<u>PACK</u> <u>QTY</u>	PRICING/AVAILABILITY
SN74AC10D	D	14	-40 TO 85	ACTIVE	0.25	50	Check stock or order
SN74AC10DBLE	<u>DB</u>	14	-40 TO 85	OBSOLETE			
SN74AC10DBR	<u>DB</u>	14	-40 TO 85	ACTIVE	0.25	2000	Check stock or order
SN74AC10DR	<u>D</u>	14	-40 TO 85	ACTIVE	0.28	2500	Check stock or order
SN74AC10N	<u>N</u>	14	-40 TO 85	ACTIVE	0.25	25	Check stock or order
SN74AC10PWLE	<u>PW</u>	14	-40 TO 85	OBSOLETE			

Back to Top

\mathbf{a}	- C	\mathbf{a}
-	OT.	-
2	UI.	2

	-							
S	N74AC10PWR	<u>PW</u>	14	-40 TO 85	ACTIVE	0.25	2000	Check stock or order

Table Data Updated on: 11/14/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy</u> | <u>Important Notice</u>