TENTATIVE

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

1,048,576-WORD x 16-BIT FAST PAGE DYNAMIC RAM

DESCRIPTION

The TC51V16160CJ/CFT is a fast page dynamic RAM organized as 1,048,576 words by 16 bits. The TC51V16160CJ/CFT utilizes TOSHIBA's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user.

Multiplexed address inputs permit the TC51V16160CJ/CFT to be packaged in a 42-pin plastic SOJ or a 50-pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. Other features include a single power supply of 3.3 V ± 0.3 V talerance and direct interfacing with high performance logic families such as supply of 3.3 V ± 0.3 V tolerance and direct interfacing with high performance logic families such as

FEATURES

- 1,048,576-word by 16-bit organization
- Fast access time and cycle time

		TC51V16160CJ/CFT	
		-50	-60
t _{RAC}	RAS Access Time	50 ns	60 ns
t _{AA}	Column Address Access Time	25 ns	30 ns
t _{CAC}	CAS Access Time	13 ns	15 ns
t_{RC}	Cycle Time	90 ns	110 ns
t _{PC}	Fast Page Mode Cycle Time	35 ns	40 ns

Single power supply of $3.3 \text{ V} \pm 0.3 \text{ V}$ with a built-in \hat{V}_{BB} generator

Low-power dissipation (max) Operating: 432 mW (50 m (50 ns type): 360 mW (60 ns type)

Stand by: 1.8 mW (both devices)

Unlatched outputs at cycle end allows twodimensional chip selection

Read-Modify-Write, CAS-before-RAS refresh, RAS-Only refresh, Hidden refresh and Fast Page mode capability

4096 refresh cycles per 64 ms

Package

CJ: SOJ42-P-400-1.27, 1.66 grams CFT: TSOP II 50/44-P-400-0.80, 0.53 grams

PIN ASSIGNMENT (TOP VIEW)

Plastic	SOJ	Plastic	TSOP
V _{CC}	42	V _{CC}	50 V _{SS} 490 I/O16 480 I/O15 470 I/O14 460 I/O13 450 V _{SS} 440 I/O12 430 I/O11 420 I/O10 410 I/O9 400 NC
NC	31 ICAS 30 UCAS 30 UCAS 29 OE 28 A9R 27 A8R 26 A7 25 A6 24 A5 23 A4 22 V _{SS}	NC 15 NC 16 WE 17 RA5 18 A11R 19 A10R 20 A0 21 A1 22 A2 23 A3 24 V _{CC} 25	36 NC 35 LCAS 34 UCAS 33 OE 32 A9R 31 A8R 30 A7 29 A6 28 A5 27 A4 26 V _{SS}

PIN NAMES

A0 to A11	Address Inputs
RAS	Row Address Strobe
<u>UCAS</u>	Column Address Strobe / Upper Byte Control
<u>LCAS</u>	Column Address Strobe /Lower Byte Control
WE	Write Enable
ŌĒ	Output Enable
I/O1 to I/O16	Data I/O
V_{CC}	Power (+ 3.3 V)
V_{SS}	Ground
N.C.	No Connection

961001EBA2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

 The products described in this document are subject to foreign exchange and foreign trade control laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.

BLOCK DIAGRAM

