

Comlinear CLC420 High-Speed, Voltage Feedback Op Amp

General Description

The CLC420 is an operational amplifier designed for applications requiring matched inputs, integration or transimpedance amplification. Utilizing voltage feedback architecture, the CLC420 offers a 300MHz bandwidth, a 1100V/us slew rate and a 4mA supply current (power consumption of 40mW, ±5V supplies). Additional benefits of the CLC420B are a 0.5mV input offset voltage and a 4μV/°C temperature coefficient.

Applications such as differential amplifiers will benefit from 70dB common mode rejection ratio and an input offset current of 0.2µA. With its unity-gain stability, 2pA√Hz current noise and 3μA of input bias current, the CLC420 is designed to meet the needs of filter applications and log amplifiers. The low input offset current and current noise, combined with a settling time of 18ns to 0.01% make the CLC420 ideal for D/A converters, pin diode receivers and photo multipliers amplifiers. All applications will find 70dB power supply rejection ratio attractive.

The CLC420 is available in several versions to meet a variety of requirements:

CLC420AJP/BJP -40°C to +85°C CLC420AJE/BJE -40°C to +85°C CLC420ALC CLC420AMC

-40°C to +85°C -55°C to +125°C

CLC420AIB/BIB -40°C to +85°C CLC420A8D/B8D -55°C to +125°C

CLC420A8B/B8B -55°C to +125°C DESC SMD number: 5962-90994

8-pin plastic DIP 8-pin plastic SOIC

dice qualified to Method 5008, MIL-STD-883, Level B 8-pin CERDIP


8-pin sidebrazed CERDIP. MIL-STD-883, Level B 8-pin CERDIP, MIL-STD-883


Features

- 300MHz small signal bandwidth
- 1100V/us slew rate
- Unity-gain stability
- Low distortion, -60dBc at 20MHz
- 0.01% settling in 18ns
- CLC420B: 0.5mV input offset voltage. 4uV/°C
- 0.2µA input offset current
- 2pA√Hz current noise

Applications

- Active filters/integrators
- Differential amplifiers
- Pin diode receivers
- Log amplifiers
- D/A converters
- Photo multiplier amplifiers





C 1996 National Semiconductor Corporation Printed in the U.S.A


CLC420 Electrical Characteristics (A ₀₋₂₋₁ V ₁ = +5V, R ₁ = 100m, R ₄₋₂ 0m) unless specified									
PARAMETER	CONDITIONS	TYP	MAX & MIN RATINGS			UNITS	SYMBOL		
Ambient Temperature	CLC420A8/B8/AL/AM	+25°C	-55°C	+25°C	+125°C				
Ambient Temperature	CLC420AJ/BJ/AI/BI	+25°C	-40°C	+25°C	+85°C				
FREQUENCY DOMAIN RESI -3dB bandwidth	V _{OUT} <0.4V _{pp} V _{OUT} <5V _{pp}	300 40	>200 >20	>200 >25	>130 >20	MHz MHz	SSBW		
$†A_v=-1, R_f=500Ω$ $A_v=-1, R_f=500Ω$ gain flatness	V _{OUT} <0.4V _{pp} V _{OUT} <5V _{pp} V _{OUT} <0.4V _{pp}	100 60	>65 >30	>65 >35	>45 >30	MHz MHz	SSBWI LSBWI		
peaking peaking rolloff, A _v =-1, R _f =500Ω linear phase deviation	0.1 MHz to 100MHz >100MHz 0.1 MHz to 100MHz 0.1 MHz to 30MHz 0.1 MHz to 100MHz	0 0 0.2 0.2 0.9	<1 <5 <1 <1.4 <1.8	<0.6 <3 <1 <1.4 <1.8	<0.6 <3 <2 <1.6 <2.5	dB dB dB dB	GFPL GFPH GFR GFRI LPD		
TIME DOMAIN RESPONSE rise and fall time rise and fall time, $A_v = -1$, $R_f = 500$ settling time to $\pm 0.1\%$ overshoot slew rate	5V step 2V step 2V step 0.4V step 5V step	1.2 14 3.5 6 12 18 8 1100	<2 <25 <5.5 <10 <18 <25 <35 >600	< 2 < 20 < 5.5 < 9.5 < 18 < 25 < 25 < 750	< 3 < 20 < 7.8 < 10 < 18 < 25 < 600	ns ns ns ns ns ns V/µs	TRS TRISI TRS TRS TRS TRS TRS TRS TRS TRS TRS TRS		
slew rate, $A_v = -1$, $R_1 \approx 500 \Omega$ DISTORTION AND NOISE RE 2NP harmonic distortion 2V 3RD harmonic distortion 2V 12ND harmonic distortion, $A_v = -1$, 2V 13RD harmonic distortion, $A_v = -1$, 2V 13RD harmonic distortion, $A_v = -1$, 2V	/pp, 20MHz /pp, 20MHz pp, 20MHz, R=500Ω	-50 -53 -51 -51	<-40 <-45 <-40 <-40	>500 <-40 <-45 <-40 <-40	> 430 <-40 <-40 <-35	V/µs dBc dBc dBc dBc	HD2 HD3 HD2 HD3		
	MHz to 200MHz MHz to 200MHz	4.2 2	< 5.3 < 2.9	< 5.3 < 2.6	<6 <2.3	nV/√Hz pA/√Hz	VN ICN		
STATIC DC PERFORMANCE *Input offset voltage average temperature co *Input offset voltage average temperature co *input bias current average temperature coefficie input offset current average temperature coefficie *open loop gain †power supply rejection ratio common mode rejection ratio *supply current	(A version) refficient (B version) refficient int int int int ino load, quiescent	1 8 0.5 0.5 45 0.2 2 65 70 80	<3.2 <15 <1.6 <10 <20 <120 <2.6 <20 >52 >55 >60 <5	<2 <0.8 <10 <1 >56 >60 >65 <5	<3.5 <15 <1.8 <10 <10 <60 <2 <10 >56 >60 >65 <5	C C C C C C C C C C C C C C C C C C C	VIO DVIO DVIOB DVIOB IB DIB IIO DIIC AOL PSAR CMRR ICC:		
MISCELLANEOUS PERFORM differential mode input common mode input output impedance output voltage range *output voltage range common mode input range output current output current	resistance capacitance resistance capacitance capacitance at DC no load RL=100Ω (AJ/BJ/Al/Bl/AL/AM) (A8/B8)	2 1 1 0.02 ±3.6 ±2.9 ±3.2 ±70 ±70	>0.5 <2 >0.25 <2 <0.3 ±2.8 ±2.5 ±2.5 ±30 ±30	>1 <2 >0.5 <2 <0.2 ±3 ±2.5 ±2.8 ±50 ±35	>1 <2 >0.5 <2.2 +3.5 +2.8 +50 +35	MΩ pF MΩ pF Ω V V mA mA	RIND CIND RINC CINC RO VOL CMIR IO		

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Absolute Maximum Ratings

Miscellaneous Ratings

Absolute Maximum Hattings			miscendificous ridings					
V _{oc}	±7V	recommended gain range;			±1 to ±10			
(is short circuit protected to ground, maximum re inst does not exceed 70mA, except A8D, B8D w		Note	s :					
35mA over the military temperature range)			N, AJ, BI, BJ	100% tests	ed at +25°C, sample at +85°C.			
common mode input voltage	±V∞ 10V	t	AJ, BJ	Sample tes	ited at +25°C.			
differential input voltage	10 V	Ť	AL BI	100% leste	ed at +25°C.			
junction temperature	+175*	•	AB, BB	100% tester	st +25°C, -55°C, +125°C.			
operating temperature range		t	A8, 58	100% tested	int +25°C, sample at -55°C, +125°C.			
AVAJ/BVBJ:	-40°C to +85°C	•	AL AM		probed at +25°C to +25°C min/mex			
AB/BB/AL/AM:	-65°C to +125°C			specification				
storage temperature range	-85°C to +150°C			•	•			
lead solder duration (+300°C)	10 sec							






Figure 1: recommended non-inverting gain circuit

Description

The CLC420 is a high-speed, slew-boosted, voltage-feedback amplifier with unity-gain stability. These features along with matched inputs, low input bias and noise currents, and excellent CMRR render the CLC420 very attractive for active filters, differential amplifiers, log amplifiers, and transimpedance amplifiers.

DC accuracy

Unlike current-feedback amplifiers, voltage-feedback amplifiers have matched inputs. This means that the non-inverting and inverting input bias currents are well matched and track over temperature, etc. As a result, by matching the resistance looking out of the two inputs, these errors can be reduced to a small offset current term.

Gain bandwidth product

Since the CLC420 is a voltage-feedback op-amp, closed-loop bandwidth is approximately equal to the gain-bandwidth product (typically 100MHz) divided by the noise gain of the circuit (for noise gains greater than 5). At lower noise gains, higher-order amplifier poles contribute to higher closed-loop bandwidth. At low gains use the frequency response performance plots given in the data sheet.

Another point to remember is that the closed-loop bandwidth is determined by the noise gain, not the signal gain of the circuit. Noise gain is the reciprocal of the attenuation in the feedback network enclosing the op amp. For example, a CLC420 setup as a non-inverting amplifier with a closed-loop gain of +1 (a noise gain of 1) has a 300MHz bandwidth. When used as an inverting amplifier with a gain of -1 (a noise gain of 2), the bandwidth is less, typically only 100MHz.

Full-power bandwidth, and slew-rate

The CLC420 combines exceptional full-power bandwidths (40MHz, V_0 =5Vpp, A_V =+1) and slew rates (1100V/ μ s, A_V =+1) with low (40mW) power consumption. These attractive results are achieved by using slew-boosting circuitry to keep the slew rates high while consuming very little power.

In non-slew boosted amplifiers, full-power bandwidth can be easily determined from slew-rate measurements, but in slew-boosted amplfiers, such as the CLC420, you can't. For this reason we provide data for both.

Slew rate is also different for inverting and non-inverting configurations. This occurs because common-mode signal voltages are present in non-inverting circuits but absent in inverting circuits. Once again data is provided for both.




Figure 2: recommended inverting gain circuit

Transimpedance amplifier circuits

Low inverting, input current noise (2pA/ $\sqrt{\text{Hz}}$) makes the CLC420 ideal for high-sensitivity transimpedance amplifier circuits for applications such as pin-diode optical receivers, and detectors in receiver IFs. However, feedback resistors $4k\Omega$ or greater are required if feedback resistor noise current is going to be less than the input current noise contribution of the op-amp.

With feedback resistors this large, shunt capacitance on the inverting input of the op-amp (from the pin-diode, etc.) will unacceptably degrade phase margin causing frequency response peaking or oscillations. A small-valued capacitor shunting the feedback resistor solves this problem (Note:This approach does not work for a current-feedback op-amp configured for transimpedance applications). To determine the value of this capacitor, refer to the "Transimpedance BW vs. R_f and C_i" plot.

For example, let's assume an optical transimpedance receiver is being developed. Total capacitance from the inverting input to ground, including the photodiode and strays is 5pF. A $5k\Omega$ feedback resistor value has been determined to provide best dynamic range based on the responsivity of the photodiode and the range of incident optical powers, etc. From the "Transimpedance BW vs. R_f and C_i " plot, using C_i = 5pF it is determined from the two curves labeled C_i = 5pF, that C_f = 1.5pF provides optimal compensation (no more than 0.5dB frequency response peaking) and a -3dB bandwidth of approximately 27MHz.

Printed circuit layout

As with any high frequency device, a good PCB layout will enhance performance. Ground plane construction and good power supply bypassing close to the package are critical to achieving full performance. The amplifier is sensitive to stray capacitance to ground at the output and inverting input: Node connections should be small with minimal coupling to the ground plane.

Parasitic or load capacitance directly on the output (pin 6) will introduce additional phase shift in the loop degrading the loop phase margin and leading to frequency response peaking. A small series resistor before this capacitance, if present, effectively decouples this effect. The graphs on the preceding page, "Settling Time vs. C_L", illustrate the required resistor value and resulting performance vs. capacitance.

Evaluation PC boards (part number 730013 for throughhole and 730027 for SOIC) for the CLC420 are available.