


1. For updates or additional information about Samsung products, contact your nearest Samsung representative.
2. Samsung products are not intended for use in life support, critical care, medical, safety, or other applications where Product failure could result in loss of life or personal or physical injury, or in a nuclear, aviation, or defense application, or any governmental procurement to which special terms or conditions apply.

* Samsung Electronics reserves the right to change products or specifications without notice.



0.0	Initial document.	May. 10. 2001	Preliminary																											
0.1	1. Add 165FBGA package	Aug. 29. 2001	Preliminary																											
0.2	1. Update JTAG scan order 2. Speed bin merge. From K7N3236(18)09M to K7N3236(18)01M 3. AC parameter change. tOH(min)/tLZC(min) from 0.8 to 1.5 at -25 tOH(min)/tLZC(min) from 1.0 to 1.5 at -22 tOH(min)/tLZC(min) from 1.0 to 1.5 at -20	Dec. 31. 2001	Preliminary																											
0.3	1. Change pin out for 165FBGA - x18/x36 ; 11B => from A to NC , 2R ==> from NC to A	Feb. 14. 2002	Preliminary																											
0.4	1. Insert pin at JTAG scan order of 165FBGA in connection with pin out change - x18/x36 ; insert Pin ID of 2R to BIT number of 69	Apr. 20. 2002	Preliminary																											
0.5	1. Add lcc, lsb, lsb1 and lsb2 values.	May. 10. 2002	Preliminary																											
1.0	1. Final datasheet release.	Sep. 26. 2002	Final																											
1.1	1. Change the Stand-by current (Isb) <table border="1" style="margin-left: 20px;"> <thead> <tr> <th></th> <th>Before</th> <th>After</th> </tr> </thead> <tbody> <tr> <td>Isb - 25 :</td> <td>120</td> <td>170</td> </tr> <tr> <td>- 22 :</td> <td>110</td> <td>160</td> </tr> <tr> <td>- 20 :</td> <td>100</td> <td>150</td> </tr> <tr> <td>- 16 :</td> <td>90</td> <td>140</td> </tr> <tr> <td>- 15 :</td> <td>90</td> <td>140</td> </tr> <tr> <td>- 13 :</td> <td>90</td> <td>140</td> </tr> <tr> <td>Isb1 :</td> <td>90</td> <td>110</td> </tr> <tr> <td>Isb2 :</td> <td>80</td> <td>100</td> </tr> </tbody> </table>		Before	After	Isb - 25 :	120	170	- 22 :	110	160	- 20 :	100	150	- 16 :	90	140	- 15 :	90	140	- 13 :	90	140	Isb1 :	90	110	Isb2 :	80	100	Oct. 17. 2003	Final
	Before	After																												
Isb - 25 :	120	170																												
- 22 :	110	160																												
- 20 :	100	150																												
- 16 :	90	140																												
- 15 :	90	140																												
- 13 :	90	140																												
Isb1 :	90	110																												
Isb2 :	80	100																												
2.0	1. Delete the 119BGA package 2. Delete the 225MHz and 150MHz speed bin	Nov. 18. 2003																												
3.0	1. Add the overshoot timing	Feb. 16. 2004																												

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. will not be responsible for any errors or omissions in the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this data sheet. For more information and conditions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

2Mx18	K7M323625M-QC75	FlowThrough	3.3	7.5ns	F	C Commercial Temperature Range)
	K7N323601M-Q(F)C25/20/16/13	Pipelined	3.3	250/200/167/133MHz		
1Mx36	K7M323625M-QC75	FlowThrough	3.3	7.5ns	F	C Commercial Temperature Range)
	K7N323601M-Q(F)C25/20/16/13	Pipelined	3.3	250/200/167/133MHz		
	K7N323645M-Q(F)C25/20/16/13	Pipelined	2.5	250/200/167/133MHz		

- 3.3V+0
- I/O Supply
- or 2.5V
- Byte Write
- Enable
- Single
- Self-Timed
- Three
- control
- A internal
- Asynchronous
- Power
- 100-TQFP
- 165FBGA

in 801M are 37,748,736-bits

Random Access Memory utilization of operating cycles. control signals except output synchronized to input clock. High or Low". Sleep mode enable(ZZ). at any given time. and initiated by the rising eliminates complex off-chip

Cycle Time
Clock Access
Output Enable

A [0:19]or
A [0:20]

CLK

$\overline{\text{CKE}}$

$\overline{\text{CS}}_1$

CS₂

$\overline{\text{CS}}_2$

ADV

$\overline{\text{WE}}$

BW_x

(x=a,b,c,d or

$\overline{\text{OE}}$

ZZ


DQa₀ ~ DQd₇

DQP_a ~ DQP_d

36 or 18


Random Access Memory





A0 -	Address Inputs	32,33,34,35,36,37,43,44,45,46,47,48,49,50,51,82,83,84,99,100	VDD VSS	Power Supply(+3.3V) Ground	15, 17,40
ADV	Address Advance	85	N.C.	No Connect	3
WE	Write Control	88			
CLK		89	DQa0~a7	Data Inputs/Outputs	
CKE		87	DQb0~b7	Data Inputs/Outputs	
CS1		93	DQc0~c7	Data Inputs/Outputs	
CS2	Chip	97	DQd0~d7	Data Inputs/Outputs	
CS2	Chip	92	DQPa~Pd	Data Inputs/Outputs	
BW		93,94,95,96	VDDQ	Output Power Supp (3.3V or 2.5V)	
OE		86	VSSQ	Output Ground	
ZZ	Power S	64			
LBC	Burst Mod	61			

(LSB) of the address field and set the internal burst counter if burst is



A0 -	Address Inputs	33,34,35,36,37,43,45,46,47,48,49,50,81,82,83,84,99,100	VDD VSS	Power Supply(+3.3V) Ground	15,16,17,40
AD _v	Advanced		N.C.	No Connect	1
WE	Control				
CLK					
CKE					
CS ₁			DQa0~a8	Data Inputs/Outputs	
CS ₂			DQb0~b8	Data Inputs/Outputs	
CS ₃					
BW _b		4			
OE			VDDQ	Output Power Supply	
ZZ				(3.3V or 2.5V)	
LBC			VSSQ	Output Ground	

(SB) of the address field and set the internal burst counter if burst is d

	$\overline{\text{CKE}}$	ADV	A	A	NC
	$\overline{\text{WE}}$	$\overline{\text{OE}}$	A	A	NC
	VSS	VSS	VDDQ	NC	DQPb
	VSS	VDD	VDDQ	DQb	DQb
	VSS	VDD	VDDQ	DQb	DQb
	VSS	VDD	VDDQ	DQb	DQb
	VSS	VDD	VDDQ	DQb	DQb
	VSS	VDD	NC	NC	ZZ

A	Address Inputs	VDD Vss	Power Supply Ground
A ₀ ,A ₁	Burst Address Inputs		
ADV	Address Advance/Load	N.C.	No Connect
$\overline{\text{WE}}$	Read/Write Control Input		
CLK	Clock	DQa	Data Inputs/Outputs
$\overline{\text{CKE}}$	Clock Enable	DQb	Data Inputs/Outputs
CS ₁	Chip Select	DQc	Data Inputs/Outputs
CS ₂	Chip Select	DQd	Data Inputs/Outputs
$\overline{\text{CS}}_2$	Chip Select	DQPa~Pd	Data Inputs/Outputs
BW _x (x=a,b,c,d)	Byte Write Inputs	VDDQ	Output Power
$\overline{\text{OE}}$	Output Enable		
ZZ	Power Sleep Mode		
LBO	Burst Mode Control		
TCK	JTAG Test Clock		
TMS	JTAG Test Mode Select		
TDI	JTAG Test Data Input		
TDO	JTAG Test Data Output		



	$\overline{\text{CKE}}$	ADV	A	A	A
	$\overline{\text{WE}}$	$\overline{\text{OE}}$	A	A	NC
	VSS	VSS	VDDQ	NC	DQP _a
	VSS	VDD	VDDQ	NC	DQ _a
	VSS	VDD	VDDQ	NC	DQ _a
	VSS	VDD	VDDQ	NC	DQ _a
	VSS	VDD	VDDQ	NC	DQ _a
	VSS	VDD	VDDQ	NC	DQ _a
	VSS	VDD	VDDQ	NC	DQ _a
	VSS	VDD	VDDQ	NC	DQ _a

A	Address Inputs	VDD VSS	Power Supply Ground
A ₀ ,A ₁	Burst Address Inputs		
ADV	Address Advance/Load	N.C.	No Connect
$\overline{\text{WE}}$	Read/Write Control Input		
CLK	Clock		
$\overline{\text{CKE}}$	Clock Enable	DQ _a	Data Inputs/Outputs
$\overline{\text{CS}}_1$	Chip Select	DQ _b	Data Inputs/Outputs
$\overline{\text{CS}}_2$	Chip Select	DQP _a , P _b	Data Inputs/Outputs
$\overline{\text{CS}}_2$	Chip Select		
BW _x (x=a,b)	Byte Write Inputs	VDDQ	Output Power
$\overline{\text{OE}}$	Output Enable		
$\overline{\text{ZZ}}$	Power Sleep Mode		
LBO	Burst Mode Control		
TCK	JTAG Test Clock		
TMS	JTAG Test Mode Select		
TDI	JTAG Test Data Input		
TDO	JTAG Test Data Output		

The K7N323601M and K7N321801M are NtRAM™ designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa.
 All inputs (with the exception of \overline{OE} , \overline{LBO} and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable(\overline{CKE}) pin allows the operation of the chip to be suspended as long as necessary. When \overline{CKE} is high, all synchronous inputs are ignored and the internal device registers will hold their previous values.


NtRAM™ $\overline{CS1}$, $\overline{CS2}$ chip enables($\overline{CS1}$, $\overline{CS2}$, $\overline{CS2}$) are active low. Output Enable(\overline{OE}) is active low.

Read operation: Read address is latched in the address input signals \overline{WE} are driven high, and \overline{OE} is latched low. The data is latched on the rising edge of the clock and the data output is valid during a read operation. \overline{OE} must be driven high to disable the output.

Write operation:
 lined NtRAM™
 At the first
 later.


Subsequent
 provided
 The burst
 And when

During read
 this time
 time.



First Address

Combating State must not be allowed.



	DESELECT
	BEGIN READ
WR	BEGIN WRITE
BURST	BEGIN READ BEGIN WRITE CONTINUE DESELECT

...down is the above diagram. This is because CKE HIGH only blo
 not change the state of the device.
 2. States change on the rising edge of the clock(CLK)

H	X	X	L	X	X	X	L	↑	N/A	Not Selected
X	X	X	L	X	X	X	L	↑	N/A	Not Selected
X	X	X	L	X	X	X	L	↑	N/A	Not Selected
X	X	X	H	X	X	X	L	↑	N/A	Not Selected Continue
L	X	X	X	X	X	X	X	X	Initial Address	Begin Burst Read Cycle
X	X	X	X	X	X	X	X	X	Address	Continue Burst Read Cycle
L	X	X	X	X	X	X	X	X	Initial Address	NOP/Dummy Read
X	X	X	X	X	X	X	X	X	N/A	
L	X	X	X	X	X	X	X	X		
X	X	X	X	X	X	X	X	X		
L	X	X	X	X	X	X	X	X		
X	X	X	X	X	X	X	X	X		
X	X	X	X	X	X	X	X	X		

3.
4.

X	WRITE A
H	WRITE
L	WRITE
L	WRITE
H	WRITE A

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

S

Volta
Volta
Powe
Stora
Oper
Stora

and
imp


Supp
Gro

Supp
Gro

Input	V _{IN} =0V	-	3
Output	V _{OUT} =0V	-	7

Input Leakage Current(except ZZ)	IIL	VDD=Max ; VIN=VSS to VDD	-2	+2	μA		
Output Leakage Current	IOL	Output Disabled, Vout=VSS to VDDQ	-2	+2	μA		
Operating Current	Icc	Device Selected, IOUT=0mA, ZZ≤VIL , Cycle Time ≥ tcyc Min	-25	-	460	mA	1,2
			-20	-	410		
			-16	-	360		
			-13	-	310		
			-25		170		

Standby Current	Icc	Device Selected, IOUT=0mA, ZZ≤VIL , Cycle Time ≥ tcyc Min	-25	-	460	mA	1,2
			-20	-	410		
			-16	-	360		
			-13	-	310		
			-25		170		



Input Pulse Level(for 3.3V I/O)	
Input Pulse Level(for 2.5V I/O)	
Input Rise and Fall Time(Measured at 20% to 80% for 3.3V I/O)	
Input Rise and Fall Time(Measured at 20% to 80% for 2.5V I/O)	
Input and Output Timing Reference Levels for 3.3V I/O	
Input and Output Timing Reference Levels for 2.5V I/O	See
Output Load	See




Dout

Cycle Time	tcyc	4.0	-	5.0	-	6.0	-	7.5	-	ns
Clock Access Time	tcd	-	2.6	-	3.2	-	3.5	-	4.2	ns
Output Enable to Data Valid	toe	-	2.6	-	3.2	-	3.5	-	4.2	ns
Clock High to Output Low-Z	tlzc	1.5	-	1.5	-	1.5	-	1.5	-	ns
Output Hold from Clock High	toh	1.5	-	1.5	-	1.5	-	1.5	-	ns
Output Enable Low to Output Low-Z	tlzoe	0	-	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	thzoe	-	2.6	-	3.0	-	3.0	-	3.5	ns
Clock High to Output High-Z	thzc	-	2.6	-	3.0	-	3.0	-	3.5	ns
Clock High Pulse Width	tch	1.7	-	2.0	-	2.2	-	3.0	-	ns
Clock Low Pulse Width	tcl	1.7	-	2.0	-	2.2	-	3.0	-	ns
Address Setup to Clock High	tas	1.2	-	1.4	-	1.5	-	1.5	-	
CKE Setup to Clock High	tces	1.2	-	1.4	-	1.5	-	1.5	-	
Data Setup to Clock High	tDS	1.2	-	1.4	-	1.5	-	1.5	-	
Write Enable Setup to Clock High (WE _{BV})	tW _{SV}	1.2	-	1.4	-	1.5	-	1.5	-	
Address Setup to Clock High	tAVS	1.2	-	1.4	-	1.5	-	1.5	-	
Chip Select Setup to Clock High	tCSS	1.2	-	1.4	-	1.5	-	1.5	-	
Address Hold from Clock High	tAH	0.3	-	0.4	-	0.5	-	0.5	-	
CKE Hold from Clock High	tCEH	0.3	-	0.4	-	0.5	-	0.5	-	
Data Hold from Clock High	tD _H	0.3	-	0.4	-	0.5	-	0.5	-	
Write Enable Hold from Clock High	tWE _H	0.3	-	0.4	-	0.5	-	0.5	-	
Address Hold from Clock High	tAVH	0.3	-	0.4	-	0.5	-	0.5	-	
Chip Select Hold from Clock High	tCSH	0.3	-	0.4	-	0.5	-	0.5	-	
ZZ Hold from Power Down	tZDS	2	-	2	-	2	-	2	-	
ZZ Hold from Power Up	tZUS	2	-	2	-	2	-	2	-	


1. Setup and hold times for all rising clock(CLK) edges when ADV is low. All other synchronous inputs must meet the specified setup and hold times whenever this device is clocked.
2. Chip selects must be valid at each rising edge of CLK(when ADV is Low) to remain enabled.
3. A write cycle is defined by WE low having been registered into the device at ADV Low, A Read cycle is defined by CS low having been registered into the device at ADV Low. Both cases must meet setup and hold times.
4. To avoid bus contention, At a given voltage and temperature t_{lzc} is more than t_{hzc}. The specs as shown do not imply bus contention because t_{lzc} is a Min. parameter that is worst case at 0°C,3.465V) than t_{hzc}, which is a Max. parameter(worst case at 70°C,3.135V) It is not possible for two SRAMs on the same board to be at such different voltage and temperature.

SLEEP MODE
 SLEEP MODE
 After entering
 The ZZ pin
 When the
 MODE is not
 ing operation
 while

Current during SLEEP MODE
ZZ active to input ignored
ZZ inactive to input sampled
ZZ active to SLEEP current
ZZ inactive to exit SLEEP current






This part contains
 circuitry when
 driven
 iste
 then
 inter
 undri
 tied to



input data regardless of other
 49.1 compliant.
 input data regardless of other
 register to allow for the serial shift
 PASS instruction is invoked. The
 ded TDI when exiting the Shift DR

DQs in Hi-Z.
 use.






1	6N	
2	8P	
3	8R	
4	9R	
5	9P	
6	10P	10P
7	10R	10R
8	11R	11R
9	11P	11P
10	11H	11H
11	11N	11N
12	11M	11M
13	11L	11L
14	11K	11K
15	11J	11J
16	10M	10M
17	10L	10L
18	10K	10K
19	10J	10J
20	11G	11G
21	11F	11F
22	11E	11E
23	11D	11D
24	11C	10G
25	10F	10F
	10E	10E
	10D	10D
	10G	11C
	11A	11A
		11B
		10A
		10B
		9A
		9B
		8A
		8B
		7A
		7B
		6B


40	6A	
41	5B	
42	5A	
43	4A	
44	4B	
45	3B	3B
46	3A	3A
47	2A	2A
48	2B	2B
49	1B	1B
50	1A	1A
51	1C	1C
52	1D	1D
53	1E	1E
54	1F	1F
55	1G	1G
56	2D	
57	2E	
58	2F	
59	2G	
60	1J	
61	1K	
62	1L	
63	1M	
64	1N	
65	2K	
66	2L	
67	2M	
68	2J	
69	2R	
70	1R	
71	3P	
72	3R	
73	4R	
74	4P	
75	6P	
76	6R	


...der are read as "X" (i.e. don't care).

Power
Input
T
C
C




TCK Cycle Time	ns
TCK High Pulse V	ns
TCK Low Pulse V	ns
TMS Input Setup	ns
TMS Input Hold T	ns
TDI Input Setup	ns
TDI Input Hold T	ns
SP	ns
SP	ns
Clod	ns





□ Don't Care
⊠ Undefined

... and CS₂ = L




□ Don't Care
⊠ Undefined

L₁ and CS₂ = L


□ Don't Care
⊠ Undefined

and CS₂ = L



□ Don't Care
▨ Undefined

CS2 = L



☐ Don't Care
☒ Undefined


tCYC




tPS tPH

d CSz = L



ELECTRONICS





					.0	
					0.05	