### **Product Preview**

# 256K x 4 Bit Static Random Access Memory


The MCM6229BA is a 1,048,576 bit static random access memory organized as 262,144 words of 4 bits, fabricated using high—performance silicon—gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6229BA is equipped with both chip enable ( $\overline{\mathbf{G}}$ ) and output enable ( $\overline{\mathbf{G}}$ ) pins, allowing for greater system flexibility and eliminating bus contention problems. Either input, when high, will force the outputs to high impedance.

The MCM6229BA is available in 300 mil and 400 m $^{\rm H}$ , 28–lead surface–mount SOJ packages.

- Single 5 V ± 10% Power Supply
- Fast Access Tirnes: 15/17/20/25/35 ns
- · Equal Address and Chip Enable Access Times
- · All Inputs and Outputs are TTL Compatible
- · Three-State Outputs
- Low Power Operation: 120/115/110/105/100 mA Maximum, Active AC

#### **BLOCK DIAGRAM**



## **MCM6229BA**



PIN	I ASSIGN	MENT
D 0A	1 •	28 VGC
A1 [	2	27 A17
A2 [	3	26 A16
A3 [	4	25 A15
A4 [	5	24 A14
A5 [	6	23 413
A6 [	7	22 3 412
A7 [	8	21 A11
A8 [	9	20 ]] NC-
A9 [	10	19 DQ3
A10 [	11	18 🕽 DQ2
Ē	12	17 DQ1
[ ₫	13	16 DQ0
v <sub>ss</sub> [	14	_15 ] ₩

A0 - A17         Address Inputs           W         Write Enable           G         Ourput Enable           E         Chip Enable           DQ0 - DQ3         Data Inputs/Outputs           VCC         + 5 V Power Supply           VSS         Ground           MCC         No Connection	PIN NAMES
INOINO COMPECTION	W         Write Enable           G         Output Enable           E         Chip Enable           DQ0 - DQ3         Data Inputs/Outputs           VCC         +5 V Power Supply

\*If not used for no connect, then do not exceed voltages of  $\sim$  0.5 to V $_{CC}$  + 0.5 V. This pin is used for manufacturing diagnostics.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

5/95

#### TRUTH TABLE

Ē	Ğ	W	Mode	I/O Pin	Cycle	Current
Н	х	Х	Not Selected	High-Z		ISB1, ISB2
L	Н	Н	Output Disabled	HighZ		ICCA
L	L	Н	Read	Dout	Read	ICCA
L	X	L	Write	Din	Writ :	ICCA

H = High, L = Low, X = Don't Care

#### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to VSS	V <sub>CC</sub>	- 0.5 to 7.0	٧
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	- 0.5 to V <sub>CC</sub> + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Power Dissipation	PD	10	w
Temperature Under Bias	T <sub>bias</sub>	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 tr + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to REC()MMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields: however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrum has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = 0 \text{ to } 70^{\circ}\text{C}$ , Unless Otherwise Noted)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.5	V
Input High Voltage	VIH	2.2	V <sub>CC</sub> + 0.3**	V
Input Low Voltage	VIL	- 0.5*	0.8	V

 $<sup>^{\</sup>star}$  V<sub>IL</sub> (min) = -0.5 V dc; V<sub>IL</sub> (min) = -2.0 V ac (pulse width  $\leq 20$  ns).

#### DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V <sub>in</sub> = 0 to V <sub>CC</sub> )		llkg(l)	_	±1	μА
Output Leakage Current (E = V <sub>IH</sub> , V <sub>out</sub> = 0 to V <sub>CC</sub> )		l <sub>lkg(O)</sub>		± 1	μА
AC Active Supply Current ( $I_{AUL}=0$ mA, all inputs = $V_{IL}$ or $V_{IH}$ , $V_{IL}=0$ , $V_{IH}\geq 3$ $V$ , cycle time $\geq t_{AVAV}$ min, $V_{CC}=max$ )	MCM622 +BA-15: t <sub>AVAV</sub> = MCM622 +BA-17: t <sub>AVAV</sub> = MCM622 +BA-20: t <sub>AVAV</sub> = MCM622 +BA-25: t <sub>AVAV</sub> = MCM622 +BA-35: t <sub>AVAV</sub> = HCM622 +BA-35: t <sub>AVAV</sub>	17 ns 20 ns 25 ns		135 120 115 110 100	m <b>A</b>
AC Standby Current ( $V_{CC} = max$ , $\overline{E} = V_{IH}$ , $f = f_{max}$ )	MCM622°BA-15: t <sub>AVAV</sub> = MCM622°BA-17: t <sub>AVAV</sub> = MCM622°BA-20: t <sub>AVAV</sub> = MCM622°BA-25: t <sub>AVAV</sub> = MCM622°BA-35: t <sub>AVAV</sub> =	17 ns 20 ns 25 ns	   	45 40 35 30 25	mA
CMOS Standby Current ( $\overline{E} \ge V_{CC} - 0.2 \text{ V}, V_{in} \le V_{SS} + \text{or } \ge V_{CC} - 0.2 \text{ V}, V_{CC} = \text{max, } f = 0 \text{ MHz})$	0.2 V	I <sub>SB2</sub>	_	5	πiA
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)		VOL		0.4	V
Output High Voltage (IOH = ~ 4.0 mA)		VOH	2.4		V

MOTOROLA FAST SRAM MCM6229BA

<sup>\*\*</sup>  $V_{IH}$  (max) =  $V_{CC}$  + 0.3 V dc;  $V_{IH}$  (max) =  $V_{CC}$  + 2 V ac (pulse width  $\leq$  20 ns).

Characteristic		Symbol	Тур	Max	Unit
Input Capacitance	All Inputs except Clocks & DQs E, G, and W	C <sub>in</sub> C <sub>ck</sub>	4 5	6 8	pF
Input/Output Capacitance	DQ	C <sub>1/O</sub>	5	9	pF

#### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

Input Pulse Levels	Output Timing Measurement Reference Level 1.5 V
Input Rise/Fall Time 2 ns	Output Load See Figure 1A
Input Timing Measurement Reference Level 1.5 V	

#### READ CYCLE TIMING (See Notes 1 and 2)

		62296	3 <b>A</b> 15	6229E	3A-17	6229BA-20		6229BA-25		6229BA-35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	15	_	17	_	20	_	25	_	35	_	ns	2, 3
Address Access Time	tAVQV	-	15		17	_	20	_	25		35	ns	
Enable Access Time	†ELQV	-	15		17	T —	20	<u> </u>	25		35	ns	4
Output Enable Access Time	tGLQV	~	6		7		7	-	8		8	ns	
Output Hold from Address Change	†AXQX	5		5		5	_	5	_	5	_	ns	
Enable Low to Output Active	†ELQX	5	_	5	_	5	_	5	_	5	_	ns	5, 6 ,7
Output Enable Low to Output Active	<sup>t</sup> GLQX	0	=	0	_	0	_	0	_	0		ns	5, 6, 7
Enable High to Output High–Z	†EHQZ	0	6	0	7	0	7	0	8	0	8	ns	5, 6, 7
Output Enable High to Output High-Z	†GHQZ	0	6	0	7	0	7	0	8	0	8	ns	5, 6, 7

#### NOTES:

- 1. W is high for read cycle.
- Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with  $\overline{E}$  going low.
- 5. At any given voltage and temperature, tehoz max is less than telox min, and tohoz max is less than telox min, both for a given device and from device to device.
- 6. Transition is measured  $\pm\,500$  mV from steady–state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ( $\overline{E} \le V_{IL}$ ,  $\overline{G} \le V_{IL}$ ).

#### AC TEST LOADS




Figure 1A


Figure 1B

#### TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

3

#### READ CYCLE 1 (See Notes 1, 2, and 8)



#### READ CYCLE 2 (See Note 8)



MOTOROLA FAST SRAM

MCM6229BA

3--79


WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

		6229E	BA-15	6229E	BA-17	6229	3A~20	6229BA-25		6229BA-35		ļ	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	15	_	17		20		25	_	35	_	ns	4
Address Setup Time	tAVWL	0	_	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	<sup>t</sup> AVWH	12	_	14	-	15	_	17	_	20		ns	
Write Pulse Width	tWLWH,	12		14	_	15		17	- Same	20		ns	
Data Valid to End of Write	tDVWH	7	_	8	-	9		10	_	11		ns	
Data Hold Time	twHDX	0		0	-	0	_	0		0	-	ns	
Write Low to Data High-Z	tWLQZ	0	6	0	7	0	7	0	8	0	8	ns	5, 6, 7
Write High to Output Active	™HQX	5	_	5		5	_	5	-	5	~	ns	5, 6, 7
Write Recovery Time	twhax	0		0		0	_	0		0		ns	

#### NOTES:

- 1. A write occurs during the overlap of  $\check{E}$  low and  $\overline{W}$  low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. If  $\overline{G}$  goes low coincident with or after W goes low, the output will remain in a high-impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
- 5. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. At any given voltage and temperature, IWLOZ max is less than tWHOX min both for a given device and from device to device.

#### WRITE CYCLE 1 (W Controlled See Notes 1, 2, and 3)




WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 3)

		6229	3A-15	5 6229BA17		6229BA-20		6229BA-25		6229BA-35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	15		17		20	_	25	_	35		ns	4
Address Setup Time	tAVEL	0		0		0	_	0	_	0		ns	
Address Valid to End of Write	taveh	12		14		15		17	_	20	-	ns	
Enable to End of Write	tELEH, tELWH	12		14		15	_	17		20	_	ns	5, 6
Write Pulse Width	tWLEH	12		14		15		17		20	_	ns	
Data Valid to End of Write	†DVEH	8		9	_	9	_	10		11	_	ns	
Data Hold Time	tEHDX	0		0	_	0	_	0		0		ns	
Write Recovery Time	tEHAX	0		0		0	_	0	_	0		ns	

#### NOTES:

- 1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. If  $\tilde{G}$  goes low coincident with or after  $\tilde{W}$  goes low, the output will remain in a high-impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
- 5. If  $\vec{E}$  goes low coincident with or after  $\vec{W}$  goes low, the output will remain in a high-impedance state.
- 6. If  $\vec{E}$  goes high coincident with or before  $\vec{W}$  goes high, the output will remain in a high-impedance state.

#### WRITE CYCLE 2 (E Controlled See Notes 1, 2, and 3)



# ORDERING INFORMATION (Order by Full Part Number)



MOTOROLA FAST SRAM MCM6229BA