AS7C33128NTD32A AS7C33128NTD36A

3.3V 128K×32/36 SRAM with NTDTM

Features


- Organization: 131,072 words \times 32 or 36 bits
- NTD^{TM} architecture for efficient bus operation
- Fast clock speeds to 166 MHz in LVTTL/LVCMOS
- Fast clock to data access: 3.5/3.8/4/5 ns
- Fast \overline{OE} access time: 3.5/3.8/4/5 ns
- Fully synchronous operation
- "Flow-through" or "pipelined" mode
- Asynchronous output enable control
- Economical 100-pin TQFP package

Logic block diagram

^D Address^Q register Burst logic A[16:0] 17 , Write delay addr. registers CE0 CE1 CE2 CLK R/W BWa BWb BWc Control logic CLK BWd ADV / LL Data 128K x 32/36 FT LBO 77 SRAM gay Array Tater 32/36 32/3 DQ [a:d] Data Input Register 32/36 32/3CLE 32 CLK CEN CLK Output OE 32/36 OE . DQ [a:d]

- Byte write enables
- Clock enable for operation hold
- Multiple chip enables for easy expansion
- 3.3 core power supply
- 2.5V or 3.3V I/O operation with separate V_{DDQ}
- 30 mW typical standby power
- Self-timed write cycles
- Interleaved or linear burst modes
- Snooze mode for standby operation

Pin arrangement for TQFP (top view)



Selection guide

	AS7C33128NTD -166	AS7C33128NTD -150	AS7C33128NTD -133	AS7C33128NTD -100	Units
Minimum cycle time	6	6.7	7.5	10	ns
Maximum pipelined clock frequency	166	150	133	100	MHz
Maximum pipelined clock access time	3.5	3.8	4	5	ns
Maximum operating current	475	450	425	325	mA
Maximum standby current	130	110	100	90	mA
Maximum CMOS standby current (DC)	30	30	30	30	mA

1



Functional description

The AS7C33128NTD36A family is a high performance CMOS 4 Mbit synchronous Static Random Access Memory (SRAM) organized as 131,072 words \times 32 or 36 bits and incorporates a LATE LATE Write.

This variation of the 4Mb sychronous SRAM uses the No Turnaround Delay (NTD^M) architecture, featuring an enhanced write operation that improves bandwidth over pipeline burst devices. In a normal pipeline burst device, the write data, command, and address are all applied to the device on the same clock edge. If a read command follows this write command, the system must wait for two 'dead' cycles for valid data to become available. These dead cycles can significantly reduce overall bandwidth for applications requiring random access or read-modify-write operations.

 NTD^{M} devices use the memory bus more efficiently by introducing a write 'latency' which matches the two (one)cycle pipeline (flowthrough) read latency. Write data is applied two cycles after the write command and address, allowing the read pipeline to clear. With NTD^{M} , write and read operations can be used in any order without producing dead bus cycles.

Assert \mathbb{R}/\mathbb{W} low to perform write cycles. Byte write enable controls write access to specific bytes, or can be tied low for full 32/36 bit writes. Write enable signals, along with the write address, are registered on a rising edge of the clock. Write data is applied to the device two clock cycles later. Unlike some asynchronous SRAMs, output enable \overline{OE} does not need to be toggled for write operations; it can be tied low for normal operations. Outputs go to a high impedance state when the device is de-selected by any of the three chip enable inputs (refer to synchronous truth table on page 4.) In pipeline mode, a two cycle deselect latency allows pending read or write operations to be completed.

Use the ADV/LD (burst advance) input to perform burst read, write and deselect operations. When ADV/LD is high, external addresses, chip select, R/W pins are ignored, and internal address counters increment in the count sequence specified by the LBO control. Any device operations, including burst, can be stalled using the CEN=1, the clock enable input.

The AS7C33128NTD36A and AS7C33128NTD32A operate with a 3.3V \pm 5% power supply for the device core (V_{DD}). DQ circuits use a separate power supply (V_{DDQ}) that operates across 3.3V or 2.5V ranges. These devices are available in a 100-pin 14×20 mm TQFP package.

Capacitance

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	Address and control pins	$V_{in} = 0V$	5	pF
I/O capacitance	C _{I/O}	I/O pins	$V_{in} = V_{out} = 0V$	7	pF

Burst Order

	Inter	Interleaved Burst Order							
		LBO=1							
Starting Address	00	01	10	11					
First increment	01	00	11	10					
Second increment	10	11	00	01					
Third increment	11	10	01	00					

	Lir	Linear Burst Order						
	LBO=0							
Starting Address	00	00 01 10 11						
First increment	01	10	11	00				
Second increment	10	11	00	01				
Third increment	11	11 00 01 10						



Signal desc	riptio	ons	
Signal	I/0	Properties	Description
CLK	Ι	CLOCK	Clock. All inputs except OE, FT, LBO, and ZZ are synchronous to this clock.
CEN	Ι	SYNC	Clock enable. When de-asserted HIGH, the clock input signal is masked.
A, A0, A1	Ι	SYNC	Address. Sampled when all chip enables are active and ADV/LD is asserted.
DQ[a,b,c,d]	I/O	SYNC	Data. Driven as output when the chip is enabled and \overline{OE} is active.
<u>CEO</u> , CE1, CE2	Ι	SYNC	Synchronous chip enables. Sampled at the rising edge of CLK, when ADV/LD is asserted. Are ignored when ADV/LD is HIGH.
ADV/LD	Ι	SYNC	Advance or Load. When sampled HIGH, the internal burst address counter will increment in the order defined by the $\overline{\text{LBO}}$ input value. (refer to table on page 2) When LOW, a new address is loaded.
R/W	Ι	SYNC	A HIGH during LOAD initiates a READ operation. A LOW during LOAD initiates a WRITE operation. Is ignored when ADV/ \overline{LD} is HIGH.
BW[a,b,c,d]	Ι	SYNC	Byte write enables. Used to control write on individual bytes. Sampled along with WRITE command and BURST WRITE.
OE	Ι	ASYNC	Asynchronous output enable. I/O pins are not driven when \overline{OE} is inactive.
TBO	Ι	STATIC	Count mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This input should be static when the device is in operation.
FT	I	STATIC	Flow-through mode. When low, enables single register flow-through mode. Connect to $\rm V_{\rm DD}$ if unused or for pipelined operation.
ZZ	Ι	ASYNC	Snooze. Places device in low power mode; data is retained. Connect to VSS if unused.
NC	-	-	No connects. Note that pin 83 & 84 will be used for future address expansion to 8 Mb and 16Mb density.

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to VSS	V _{DD} , V _{DDQ}	-0.5	+4.6	V
Input voltage relative to VSS (input pins)	V _{IN}	-0.5	$V_{DD} + 0.5$	V
Input voltage relative to VSS (I/O pins)	V _{IN}	-0.5	$V_{DDQ} + 0.5$	V
Power dissipation	P _D	-	1.8	W
DC output current	I _{OUT}	-	50	mA
Storage temperature (plastic)	T _{stg}	-65	+150	°C
Temperature under bias (Junction)	T _{bias}	-65	+135	°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

ASAS7C33128NTD32A ASAS7C33128NTD36A



_						
C.	mo	hron	0110	truth	table	
2	y IIC.	шон	ous	uum	laute	


CEO	CE1	CE2	ADV/LD	R/W	BW[a:d]	OE	CEN	Address source	CLK	Operation
Н	Х	Х	L	Х	Х	Х	L	NA	L to H	Deselect, high-Z
Х	L	Х	L	Х	Х	Х	L	NA	L to H	Deselect, high-Z
Х	Х	Н	L	Х	Х	Х	L	NA	L to H	Deselect, high-Z
L	Н	L	L	Н	Х	Х	L	External	L to H	Begin read
L	Н	L	L	L	L	Х	L	External	L to H	Begin write
Х	Х	Х	Н	Х	X ¹	Х	L	Burst counter	L to H	Burst ²
Х	Х	Х	Х	Х	Х	Х	Н	Stall	L to H	Inhibit the CLK

Key: X = Don't Care, L = Low, H = High.

1. Should be low for Burst write, unless a specific byte/s need/s to be inhibited

2. Refer to state diagram below.

State Diagram for NTD SRAM



TQFP thermal resistance

Description	Conditions	Symbol	Typical	Units
Thermal resistance (Junction to Ambient)*	Test conditions follow standard test methods and procedures for measuring	θ_{JA}	40	°C/W
Thermal resistance (Junction to Top of Case)*	thermal impedance, per EIA/JESD51.	θ_{JC}	8	°C/W

*This parameter is sampled.



ASAS7C33128NTD32A ASAS7C33128NTD36A

Recommended operating conditions

Parameter		Symbol	Min	Nominal	Max	Unit	
Supply voltage		V _{DD}	3.135	3.3	3.465	V	
Supply voltage		VSS	0.0	0.0	0.0	V	
3.3V I/O supply		V _{DDQ}	3.135	3.3	3.465	v	
voltage		VSSQ	0.0	0.0	0.0	v	
2.5V I/O supply voltage		V _{DDQ}	2.35	2.5	2.65	V	
		VSSQ	0.0	0.0	0.0	v	
	Address and	V _{IH}	2.0	-	$V_{DD} + 0.3$	V	
Input voltages [†]	control pins	V _{IL}	-0.5^{*}	-	0.8	V	
input voltages	I/O pins	V _{IH}	2.0	-	$V_{DDQ} + 0.3$	V	
	1/O pins	V _{IL}	-0.5*	-	0.8		
Ambient operating t	emperature	T _A	0	-	70	°C	

* $V_{IL}\mbox{ min}$ = –2.0V for pulse width less than 0.2 x $t_{RC}.$

 † Input voltage ranges apply to 3.3V I/O operation. For 2.5V operation, contact factory for input specifications.

DC electrical characteristics for 3.3V I/O operation


			16	36	15	50	13	33	1(00	
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current**	I _{LI}	$V_{DD} = Max, V_{in} = VSS \text{ to } V_{DD}$	-	2	-	2	-	2	-	2	μA
Output leakage current	I _{lo}		-	2	-	2	-	2	-	2	μΑ
Operating power supply current	I _{CC}		-	475	-	450	-	425	-	325	mA
	I _{SB}	Deselected, $f = f_{max}$	-	130	-	110	-	100	-	90	mA
Standby power supply current	I _{SB1}	$ \begin{array}{l} \mbox{Deselected, } f=0, \\ \mbox{all } V_{IN} \leq 0.2 V \mbox{ or } \geq V_{DD} \mbox{ - } 0.2 V \end{array} $	-	30	-	30	-	30	-	30	mA
	I _{SB2}	$ \begin{array}{l} \text{Deselected, } f{=}f_{Max}\text{, } ZZ \geq V_{DD} \\ \text{0.2V} \text{All } V_{IN} \leq V_{IL} \text{ or } \geq V_{IH} \end{array} $	-	30	-	30	-	30	-	30	mA
Output voltage	V _{OL}	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 3.6 \text{V}$	-	0.4	-	0.4	-	0.4	-	0.4	V
Output voltage	V _{OH}	$I_{OH} = -4 \text{ mA, } V_{DDQ} = 3.0 \text{V}$	2.4	-	2.4	-	2.4	-	2.4	-	V

** $\overline{\text{LBO}}$ pin has an internal pull-up and input leakage = + 10 ua.

Note: ICC given with no output loading. ICC increases with faster cycle times and greater output loading

DC electrical characteristics for 2.5V I/O operation

			166		150		133		100		
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Output leakage current	I _{lo}		-1	1	-1	1	-1	1	-1	1	μA
Output voltage	V _{OL}	$I_{OL} = 2 \text{ mA, } V_{DDQ} = 2.65 \text{V}$	-	0.7	-	0.7	I	0.7	I	0.7	V
Output voltage	V _{OH}	$I_{OH} = -2 \text{ mA}, V_{DDQ} = 2.35 \text{V}$	1.7	I	1.7	-	1.7	I	1.7	-	v




Timing characteristics over operating range

		166		150		133		100			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Clock frequency	F _{MAX}	-	166	-	150	-	133	-	100	MHz	
Cycle time (pipelined mode) t _{CY}		6	-	6.6	-	7.5	-	10	-	ns	
Cycle time (flow-through mode)	t _{CYCF}	10	-	10	-	12	-	12	-	ns	
Clock access time (pipelined mode)	t _{CD}	-	3.5	-	3.8	-	4.0	-	5.0	ns	
Clock access time (flow-through mode)	t _{CDF}	-	9	-	10	-	10	-	12	ns	
Output enable Low to data valid	t _{OE}	-	3.5	-	3.8	-	4.0	-	5.0	ns	
Clock High to output Low Z	t _{LZC}	0	-	0	-	0	-	0	-	ns	2,3,4
Data output invalid from clock High	t _{OH}	1.5	-	1.5	-	1.5	-	1.5	-	ns	4
Output enable Low to output Low Z	t _{lzoe}	0	-	0	-	0	-	0	-	ns	2,3,4
Output enable High to output High Z	t _{HZOE}	-	3.5	-	3.8	-	4.0	-	4.5	ns	2,3,4
Clock High to output High Z	t _{HZC}	-	3.5	-	3.8	-	4.0	-	4.5	ns	2,3,4
Clock High to output High Z	t _{HZCN}	-	1.5	-	1.5	-	2.0	-	2.5	ns	5
Clock High pulse width	t _{CH}	2.4	-	2.5	-	2.5	-	3.0	-	ns	6
Clock Low pulse width	t _{CL}	2.4	-	2.5	-	2.5	-	3.0	-	ns	6
Address setup to clock High	t _{AS}	1.5	-	1.5	-	1.5	-	2.0	-	ns	7
Data setup to clock High	t _{DS}	1.5	-	1.5	-	1.5	-	2.0	-	ns	7
Write setup to clock High	t _{WS}	1.5	-	1.5	-	1.5	-	2.0	-	ns	7
Chip select setup to clock High	t _{CSS}	1.5	-	1.5	-	1.5	-	2.0	-	ns	7
Clock enable setup to clock High	t _{CENS}	1.5	-	1.5	-	1.5	-	2.0	-	ns	7
ADV/LD setup to clock High	t _{ADVS}	1.5	-	1.5	-	1.5	-	2.0	-	ns	7
Address hold from clock High	t _{AH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	7
Data hold from clock High t _{DF}		0.5	-	0.5	-	0.5	-	0.5	-	ns	7
Write hold from clock High t _{WH}		0.5	-	0.5	-	0.5	-	0.5	_	ns	7
ADV/LD hold from clock High	t _{ADVH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	7
Clock enable hold from clock High	t _{CENH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	7
Output rise time (0 pF load)	t _R	1.5	-	1.5	-	1.5	-	1.5	-	V/ns	
Output fall time (0 pF load)	t _F	1.5	-	1.5	-	1.5	-	1.5	-	V/ns	


ו ____

See "Notes" on page9.










Note: \overline{OE} is Low.

1/11/01

+3.3V

AC test conditions

- Output Load: see Figure B,
- except for t_{LZC} , t_{LZOE} , t_{HZOE} , t_{HZC} see Figure C. Input pulse level: VSS to 3V. See Figure A.
- Input rise and fall time (Measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.





Notes

- 1 For test conditions, see AC Test Conditions, Figures A, B, C.
- This parameter measured with output load condition in Figure C 2
- This parameter is sampled and not 100% tested. 3
- 4 t_{HZOE} is less than $t_{\text{LZOE}};$ and t_{HZC} is less than t_{LZC} at any given temperature and voltage.
- $t_{\mbox{HZCN}}\mbox{ is a `no load' parameter to indicate exactly when SRAM outputs$ 5 have stopped driving.
- t_{CH} measured as HIGH above VIH, and t_{CL} measured as LOW below VIL 6 This is a synchronous device. All addresses must meet the specified setup 7 and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled.

Package Dimensions: 100-pin quad flat pack (TQFP)

	Tς)FP
	Min	Max
A1	0.05	0.15
A2	1.35	1.45
b	0.22	0.38
С	0.09	0.20
D	13.90	14.10
Е	19.90	20.10
e	0.65 n	ominal
Hd	15.90	16.10
He	21.90	22.10
L	0.45	0.75
L1	1.00 n	ominal
α	0°	7°





AS7C33128NTD32A and AS7C33128NTD36A ordering information

			. 0		
Package	Width	166 MHz	150 MHz	133 MHz	100 MHz
TQFP	×32	AS7C33128NTD32A-166TQC	AS7C33128NTD32A-150TQC	AS7C33128NTD32A-133TQC	AS7C33128NTD32A-100TQC
TQFP	×36	AS7C33128NTD36A-166TQC	AS7C33128NTD36A-150TQC	AS7C33128NTD36A-133TQC	AS7C33128NTD36A-100TQC
fBGA	×32	AS7C33128NTD32A-166BC	AS7C33128NTD32A-150BC	AS7C33128NTD32A-133BC	AS7C33128NTD32A-100BC
fBGA	×36	AS7C33128NTD36A-166BC	AS7C33128NTD36A-150BC	AS7C33128NTD36A-133BC	AS7C33128NTD36A-100BC

Part numbering guide

ſ	AS7C	33	128	NTD	32/36	А	-XXX	TQ	C/I
	1	2	3	4	5	6	7	8	9

1. Alliance Semiconductor SRAM prefix

2.Operating voltage: 33=3.3V

3.Organization: 128=128K

4.Pipeline-Flowthrough (each device works in both modes)

5.Organization: 32=x32; 36=x36

6.Production version: A=first production version

7.Clock speed (MHz)

8.Package type: TQ=TQFP; B=fBGA

9.Operating temperature: C=Commercial (0° C to 70° C); I=Industrial (-40° C to 85° C)

1/11/01

Alliance Semiconductor

10

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any terms without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product since data sheet is intended to begreat as, or provide, any urrantice related to the sale and/or use of any product sincluding liability or liability arising out of the application or use of any product described herein, and disclaims any express or implied warrantices related to the sale and/or use of alliance restrues that the intende to be specifications are possible. The information in disclaims any expression implied warranties related to the sale and/or use of Alliance products including liability or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or intraines related to property rights, except as express agreed to in Alliance of oducts including liability or avarianties related to the sale and/or use of any products including liability or avarianties related to the sale and/or use of alliance products including liability or avarianties related to a full and products are made exclusively according to Alliance 's forms and Conditions of Sale. The purchase of produets for Mallance condicions of xale (which are available from Alliance) and products for use as critical components in life-supporting systems wither a malfunction of fullare may reasonably be expected to the sale or third parties. Alliance does not aware and to use of a supproduction are made exclusively according to Alliance reacted to