# **Document Title**

# 128Kx36-Bit Synchronous Pipelined Burst SRAM

# **Revision History**

Rev. No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft	April. 17. 2000	Preliminary
1.0	Final spec release	May. 15. 2000	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



# 128Kx36-Bit Synchronous Pipelined Burst SRAM

#### **FEATURES**

- · Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- VDD= 3.3V+0.3V/-0.165V Power Supply.
- VDDQ Supply Voltage 3.3V+0.3V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O
- 5V Tolerant Inputs Except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- LBO Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention; 2cycle Enable, 2cycle Disable.
- Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Output.
- 100-TQFP-1420A

#### **FAST ACCESS TIMES**

PARAMETER	Symbol	-16	-15	-14	-10	Unit
Cycle Time	tcyc	6.0	6.7	7.2	10	ns
Clock Access Time	tcD	3.5	3.8	4.0	5.0	ns
Output Enable Access Time	toe	3.5	3.8	4.0	5.0	ns

#### **GENERAL DESCRIPTION**

The K7A403601A is a 4,718,592-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

It is organized as 128K words of 36bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications;  $\overline{\text{GW}}$ ,  $\overline{\text{BW}}$ ,  $\overline{\text{LBO}}$ , ZZ. Write cycles are internally self-timed and synchronous.


Full bus-width write is done by  $\overline{GW}$ , and each byte write is performed by the combination of  $\overline{WEx}$  and  $\overline{BW}$  when  $\overline{GW}$  is high. And with  $\overline{CS1}$  high,  $\overline{ADSP}$  is blocked to control signals. Burst cycle can be initiated with either the address status processor( $\overline{ADSP}$ ) or address status cache controller( $\overline{ADSC}$ ) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance( $\overline{ADV}$ ) input.

LBO pin is DC operated and determines burst sequence(linear or interleaved).

ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.


The K7A403601A is fabricated using SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.

#### LOGIC BLOCK DIAGRAM





## PIN CONFIGURATION(TOP VIEW)



#### **PIN NAME**

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A16	Address Inputs	32,33,34,35,36,37,	VDD	Power Supply(+3.3V)	15,41,65,91
		44,45,46,47,48,49,	Vss	Ground	17,40,67,90
		50,81,82,99,100	N.C.	No Connect	14,16,38,39,42,43,66
ADV	Burst Address Advance	83			
ADSP	Address Status Processor	84	DQao~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
ADSC	Address Status Controller	85	DQb0~b7		68,69,72,73,74,75,78,79
CLK	Clock	89	DQc0~c7		2,3,6,7,8,9,12,13
CS <sub>1</sub>	Chip Select	98	DQdo~d7		18,19,22,23,24,25,28,29
CS <sub>2</sub>	Chip Select	97	DQPa~Pd		51,80,1,30
CS <sub>2</sub>	Chip Select	92	VDDQ	Output Power Supply	4,11,20,27,54,61,70,77
WEx	Byte Write Inputs	93,94,95,96		(2.5V or 3.3V)	
CS2 CS2 WEx OE GW BW	Output Enable	86	Vssq	Output Ground	5,10,21,26,55,60,71,76
GW	Global Write Enable	88			
BW	Byte Write Enable	87			
ZZ	Power Down Input	64			
LBO	Burst Mode Control	31			



The K7A403601A is a synchronous SRAM designed to support the burst address accessing sequence of the P6 and Power PC based microprocessor. All inputs (with the exception of, LBO
of the burst access is controlled by ADSC ADSP and and chip select pins.
The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with
The accesses are enabled with the chip select signals and output enabled signals. Walt states are inserted into the access with
·
When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ
which 22 is pulled high, the Styain will effer a rower bown state. At this time, internal state of the Styain is preserved. When 22
Read cycles are initiated with ADSP WEx and using the new external address clocked into the on-chip address
register whenever is sampled low, the chip selects are sampled active, and the output buffer is enabled with $\overline{\sf OE}$
ation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are car-
output
pins. is ignored on the clock edge that samples ADSP
increases internally for the next access of the burst when WE ADV is sampled low. And is blocked to
control signals by disabling 1.
GW(regaedless of and WE BW and x
when is high.
Write <u>cycles</u> are performed by disabling the output buffers with and asserting WE WEx are ignored on the clock edge that sam-
ADSP low, but are sampled on the subsequent clock edges. The output buffers are disabled when x are sampled
Low(regaedless of ). Data <u>is cl</u> ocked <u>into</u> the data input register when WE
next address of burst, if both WE ADV are sampled Low. Individual byte write cycles are performed by any one or more byte
WEa, b, WE WEd) sampled low. The a control DQao 7 and DQPa, b controls DQbo 7
and DQPb, WEc controls DQc ~ DQc7 and d control DQdo 7 and DQPd. Read or write cycle may also be initi-
ADSC, instead of . The differences between cycles initiated with ADSC . ADSP as are follows;
ADSP must be sampled high when is sampled low to initiate a cycle with ADSC
WE ADSC low(and high).

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the externa address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state  $\overline{\text{LBO}}$  pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is

## **BURST SEQUENCE TABLE**

(Interleaved Burst)

PIN HIGH				Cas	se 2	Cas	se 3		
	111011	<b>A</b> 1	0	Α	Ao	1	Α	<b>A</b> 1	0
Fi	rst Address	0	0		1	1		1	1
		0		0	0		1	1	
	$\downarrow$		0	1		0	0		1
	•	1	1		0	0		0	0

(Linear Burst)

LBO	LOW	Case 1				Cas	se 3	Cas	se 4
LBO	LOW	1	Α	<b>A</b> 1	0	Α	A <sub>0</sub>	1	Α
Fi	First Address		0	0		1	0		1
		0	1		0	1		0	0
		1		1	1		0	0	
For	urth Address		1	0		0	1		0

1. LBO



2000

### **TRUTH TABLES**

#### SYNCHRONOUS TRUTH TABLE

CS <sub>1</sub>	CS <sub>2</sub>	CS <sub>2</sub>	ADSP	ADSC	ADV	WRITE	CLK	ADDRESS ACCESSED	OPERATION
Н	Х	Χ	Х	L	Χ	Х	<b>↑</b>	N/A	Not Selected
L	L	Χ	L	Х	Χ	Х	<b>↑</b>	N/A	Not Selected
L	Х	Н	L	Х	Χ	Х	<b>↑</b>	N/A	Not Selected
L	L	Χ	Х	L	Χ	Х	<b>↑</b>	N/A	Not Selected
L	Х	Н	Х	L	Χ	X	$\uparrow$	N/A	Not Selected
L	Н	L	L	Х	Χ	Х	<b>↑</b>	External Address	Begin Burst Read Cycle
L	Н	L	Н	L	Χ	L	<b>↑</b>	External Address	Begin Burst Write Cycle
L	Н	L	Н	L	Χ	Н	<b>↑</b>	External Address	Begin Burst Read Cycle
Х	Х	Χ	Н	Н	L	Н	<b>↑</b>	Next Address	Continue Burst Read Cycle
Н	Х	Χ	Х	I	L	Н	<b>↑</b>	Next Address	Continue Burst Read Cycle
Х	Χ	Χ	Н	H	L	L	<b>↑</b>	Next Address	Continue Burst Write Cycle
Н	Χ	Χ	Х	H	L	L	<b>↑</b>	Next Address	Continue Burst Write Cycle
Х	Χ	Χ	Н	H	Н	Н	<b>↑</b>	Current Address	Suspend Burst Read Cycle
Н	Х	Х	Х	Н	Н	Н	<b>↑</b>	Current Address	Suspend Burst Read Cycle
Х	Х	Х	Н	Н	Н	L	<b>↑</b>	Current Address	Suspend Burst Write Cycle
Н	Х	Х	Х	Н	Н	L	1	Current Address	Suspend Burst Write Cycle

Notes: 1. X means "Don't Care".

2. The rising edge of clock is symbolized by ↑.

3.  $\overline{\text{WRITE}}$  = L means Write operation in WRITE TRUTH TABLE. WRITE = H means Read operation in WRITE TRUTH TABLE.

4. Operation finally depends on status of asynchronous input pins(ZZ and OE).

#### **WRITE TRUTH TABLE**

GW	BW	WEa	WEb	WEc	WEd	OPERATION
Н	Н	Х	Х	Х	Х	READ
Н	L	Н	Н	Н	Н	READ
Н	L	L	Н	Н	Н	WRITE BYTE a
Н	L	Н	L	Н	Н	WRITE BYTE b
Н	L	Н	Н	L	L	WRITE BYTE c and d
Н	L	L	L	L	L	WRITE ALL BYTEs
L	Х	X	Х	Х	Х	WRITE ALL BYTEs

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of  $CLK(\uparrow)$ .

### **ASYNCHRONOUS TRUTH TABLE**

(See Notes 1 and 2):

OPERATION	ZZ	OE	I/O STATUS
Sleep Mode	Н	Χ	High-Z
Dead	L	L	DQ
Read	L	Н	High-Z
Write	L	Х	Din, High-Z
Deselected	L	Х	High-Z

#### Notes

- 1. X means "Don't Care".
- X rieans Don't Care:
   ZZ pin is pulled down internally
   For write cycles that following read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.
   Sleep Mode means power down state of which stand-by current does
- not depend on cycle time.
- 5. Deselected means power down state of which stand-by current depends on cycle time.



#### **PASS-THROUGH TRUTH TABLE**

PREVIOUS CYCLE		PRESENT C	YCLE			NEXT CYCLE
OPERATION	WRITE	OPERATION	CS <sub>1</sub>	WRITE	OE	NEXTOTOLE
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	Initiate Read Cycle Address=An Data=Qn-1 for all bytes	L	Н	L	Read Cycle Data=Qn
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=Qn-1 for all bytes	Н	Н	L	No carryover from previous cycle
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=High-Z	Н	Н	Н	No carryover from previous cycle
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	Initiate Read Cycle Address=An Data=Qn-1 for one byte	L	Н	L	Read Cycle Data=Qn
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	No new cycle Data=Qn-1 for one byte	Н	Н	L	No carryover from previous cycle

Note: 1. This operation makes written data immediately available at output during a read cycle preceded by a write cycle.

## **ABSOLUTE MAXIMUM RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to Vss	VDD	-0.3 to 4.6	V
Voltage on VDDQ Supply Relative to Vss	VDDQ	VDD	V
Voltage on Input Pin Relative to Vss	Vin	-0.3 to 6.0	V
Voltage on I/O Pin Relative to Vss	Vio	-0.3 to VDDQ+0.5	V
Power Dissipation	PD	1.6	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	Topr	0 to 70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C

<sup>\*</sup>Notes: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **OPERATING CONDITIONS at 3.3V I/O** $(0^{\circ}C \le TA \le 70^{\circ}C)$

PARAMETER	SYMBOL	MIN	Тур.	MAX	UNIT
Cumply Voltage	Vdd	3.135	3.3	3.6	V
Supply Voltage	VDDQ	3.135	3.3	3.6	V
Ground	Vss	0	0	0	V

# **OPERATING CONDITIONS at 2.5V I/O**( $0^{\circ}$ C $\leq$ TA $\leq$ 70 $^{\circ}$ C)

PARAMETER	SYMBOL	MIN	Тур.	MAX	UNIT
Supply Voltage	VDD	3.135	3.3	3.6	V
	VDDQ	2.375	2.5	2.9	V
Ground	Vss	0	0	0	V

## **CAPACITANCE\***(TA=25°C, f=1MHz)

PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Input Capacitance	Cin	VIN=0V	-	5	pF
Output Capacitance	Соит	Vout=0V	-	7	pF

<sup>\*</sup>NOTE: Sampled not 100% tested.



# DC ELECTRICAL CHARACTERISTICS(TA=0 to 70°C, VDD=3.3V+0.3V/-0.165V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT		
Input Leakage Current(except ZZ)	lıL	VDD = Max ; VIN=Vss to VDD	-2	+2	μΑ		
Output Leakage Current	loL	Output Disabled, VouT=Vss to VDDQ	-2	+2	μΑ		
Operating Current	Icc		-16	-	400		
		Device Selected, IouT=0mA, ZZ≤VIL, All Inputs=VIL or VIH	-15	-	390	mA	
	ICC	Cycle Time ≥ tcyc Min	-14	-	370	IIIA	
		•	-10	-	340		
			-16	-	140		
	lon	Device deselected, IouT=0mA, ZZ≤VIL, f=Max,	-15	-	130	m Λ	
Standby Current	ISB	All Inputs≤0.2V or ≥ VDD-0.2V	-14	-	120	- mA	
		·	-10	-	110		
	ISB1	Device deselected, IouT=0mA, ZZ≤0.2\ All Inputs=fixed (VDD-0.2V or 0.2V)	-	100	mA		
	ISB2	Device deselected, IouT=0mA, ZZ≥VDD f=Max, All Inputs≤VIL or ≥VIH	-	50	mA		
Output Low Voltage(3.3V I/O)	Vol	IoL = 8.0mA	-	0.4	V		
Output High Voltage(3.3V I/O)	Voн	Iон = -4.0mA		2.4	-	V	
Output Low Voltage(2.5V I/O)	Vol	IoL = 1.0mA		-	0.4	V	
Output High Voltage(2.5V I/O)	Voн	Iон = -1.0mA		2.0	-	V	
Input Low Voltage(3.3V I/O)	VIL			-0.5*	0.8	V	
Input High Voltage(3.3V I/O)	VIH			2.0	VDD+0.5**	V	
Input Low Voltage(2.5V I/O)	VIL			-0.3*	0.7	V	
Input High Voltage(2.5V I/O)	VIH			1.7	VDD+0.5**	V	

<sup>\*</sup>  $VIL(Min)=-2.0(Pulse\ Width \le tCYC/2)$ 

### **TEST CONDITIONS**

 $(VDD=3.3V+0.3V/-0.165V, VDDQ=3.3V+0.3/-0.165V \ or \ VDD=3.3V+0.3V/-0.165V, VDDQ=2.5V+0.4V/-0.125V, \ TA=0 \ to \ 70^{\circ}C)$ 

PARAMETER	VALUE
Input Pulse Level(for 3.3V I/O)	0 to 3V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 0.3V and 2.7V for 3.3V I/O)	1ns
Input Rise and Fall Time(Measured at 0.3V and 2.1V for 2.5V I/O)	1ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	VDDQ/2
Output Load	See Fig. 1




<sup>\*\*</sup>  $V_{IH}(Max)=4.6(Pulse\ Width \le tCYC/2)$ 

<sup>\*\*</sup> In Case of I/O Pins, the Max. VIH=VDDQ+0.5V

Output Load(A)

Output Load(B) (for tLZC, tLZOE, tHZOE & tHZC)






Fig. 1

## AC TIMING CHARACTERISTICS (TA=0 to 70°C, VDD=3.3V+0.3V/-0.165V)

Denomenton	Symbol	-16		-15		-14		-10		1124
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Cycle Time	tcyc	6.0	-	6.7	-	7.2	-	10	-	ns
Clock Access Time	tcD	-	3.5	-	3.8	-	4.0	-	5.0	ns
Output Enable to Data Valid	toe	-	3.5	-	3.8	-	4.0	-	5.0	ns
Clock High to Output Low-Z	tLZC	0	-	0	-	0	-	0	-	ns
Output Hold from Clock High	tон	1.5	-	1.5	-	1.5	-	1.5	-	ns
Output Enable Low to Output Low-Z	tlzoe	0	-	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	tHZOE	-	3.5	-	3.8	-	4.0	-	4.5	ns
Clock High to Output High-Z	tHZC	1.5	3.5	1.5	3.8	1.5	4.0	1.5	4.5	ns
Clock High Pulse Width	tch	2.4	-	2.4	-	2.8	-	3.5	-	ns
Clock Low Pulse Width	tcl	2.4	-	2.4	-	2.8	-	3.5	-	ns
Address Setup to Clock High	tas	1.5	-	1.5	-	1.5	-	2.0	-	ns
Address Status Setup to Clock High	tss	1.5	-	1.5	-	1.5	-	2.0	-	ns
Data Setup to Clock High	tos	1.5	-	1.5	-	1.5	-	2.0	-	ns
Write Setup to Clock High (GW, BW, WEx)	tws	1.5	-	1.5	-	1.5	-	2.0	-	ns
Address Advance Setup to Clock High	tadvs	1.5	-	1.5	-	1.5	-	2.0	-	ns
Chip Select Setup to Clock High	tcss	1.5	-	1.5	-	1.5	-	2.0	-	ns
Address Hold from Clock High	tah	0.5	-	0.5	-	0.5	-	0.5	-	ns
Address Status Hold from Clock High	tsH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Data Hold from Clock High	tDH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Write Hold from Clock High ( <del>GW</del> , <del>BW</del> , <del>WE</del> x)	twH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Address Advance Hold from Clock High	tadvh	0.5	-	0.5	-	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	tcsh	0.5	-	0.5	-	0.5	-	0.5	-	ns
ZZ High to Power Down	tPDS	2	-	2	-	2	-	2	-	cycle
ZZ Low to Power Up	tpus	2	-	2	-	2	-	2	-	cycle

Notes: 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.


3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.

4. At any given voltage and temperature, tHZC is less than tLZC




<sup>\*</sup> Capacitive Load consists of all components of the test environment.


<sup>\*</sup> Including Scope and Jig Capacitance
























### **APPLICATION INFORMATION**


#### **DEPTH EXPANSION**

The Samsung 128Kx36 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 128K depth to 256K depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)

# (ADSP CONTROLLED, ADSC=HIGH)





### **PACKAGE DIMENSIONS**

### 100-TQFP-1420A

#### Units:millimeters/inches

