

HIGH-SPEED DUAL OPERATIONAL AMPLIFIER

Precision Monolithics Inc.

FEATURES	
• Excellent Speed	8.5V/μs Typ
• Fast Settling (0.01%)	2μs Typ
Unity-Gain Stable	
High Gain-Bandwidth	5MHz Typ
Low Input Offset Voltage	200µV Max
Low Offset Voltage Drift	2μV/°C Max
• High Gain	400V/mV Min

Outstanding CMR106dB Min

- Industry Standard 8-Pin Dual Pinout
- Available in Die Form

ORDERING INFORMATION [†]

T _A = +25°C		PACKAGE		OPERATING
ν _{os} ΜΑΧ (μV)	CERDIP 8-PIN	PLASTIC	LCC 20-CONTACT	TEMPERATURE RANGE
200	OP271AZ*	_	OP271ARC/883	MIL
200	OP271EZ	_	_	XIND
300	OP271FZ	_	_	XIND
400	-	OP271GP	_	XIND
400	_	OP271GS ^{††}	_	XIND


- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages. For ordering information, see PMI's Data Book, Section 2.
- tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.

GENERAL DESCRIPTION


The OP-271 is a unity-gain stable monolithic dual op amp featuring excellent speed, $8.5V/\mu s$ typical, and fast settling time, $2\mu s$ typical to 0.01%. The OP-271 has a gain-bandwidth of 5MHz with a high phase margin of 62° .

Input offset voltage of the OP-271 is under $200\mu V$ with input offset voltage drift below $2\mu V/^{\circ}C$, guaranteed over the full military temperature range. Open-loop gain exceeds 400,000 into a $10k\Omega$ load insuring outstanding gain accuracy and linearity. The input bias current is under 20nA limiting errors due to source resistance. The OP-271's outstanding CMR, over 106dB, and low PSRR, under $5.6\mu V/V$, reduce errors caused by ground noise and power supply fluctuations. In addition, the OP-271 exhibits high CMR and PSRR over a wide frequency range, further improving system accuracy.

PIN CONNECTIONS



SIMPLIFIED SCHEMATIC (One of two amplifiers is shown.)





The OP-271 offers outstanding DC and AC matching between channels. This is especially valuable for applications such as multiple gain blocks, high-speed instrumentation and amplifiers, buffers and active filters.

The OP-271 conforms to the industry standard 8-pin dual op amp pinout. It is pin compatible with the TL072, TL082, LF412, and 1458/1558 dual op amps and can be used to significantly improve systems using these devices.

For applications requiring lower voltage noise, see the OP-270. For a quad version of the OP-271, see the OP-471.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	±18V
Differential Input Voltage (Note 2)	±1.0V
Differential Input Current (Note 2)	±25mA
Input Voltage	Supply Voltage
Output Short-Circuit Duration	Continuous
Storage Temperature Range	65°C to +150°C

Lead Temperature (Soldering, 60 sec)	+300°C
Junction Temperature (T _i)	65°C to +150C
Operating Temperature Range	
OP-271A	55°C to +125°C
OP-271F OP-271F OP-271G	-40°C to +85°C

PACKAGE TYPE	Θ _{jA} (Note 3)	Θ_{jC}	UNITS
8-Pin Hermetic DIP (Z)	134	12	°C/W
8-Pin Plastic DIP (P)	96	37	°C/W
20-Contact LCC (RC)	88	33	°C/W
8-Pin SO (S)	92	27	°C/W

NOTES:

- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- The OP-271's inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise performance. If differential voltage exceeds ±1.0V, the input current should be limited to ±25mA.
- A_i is specified for worst case mounting conditions, i.e., e_i is specified for device in socket for CerDIP, P-DIP, and LCC packages; e_i is specified for device soldered to printed circuit board for SOL package.

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $T_A = +25$ °C, unless otherwise noted.

			0	P-271A	/E		OP-271F			OP-271G		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Input Offset Voltage	v _{os}		-	75	200		150	300	-	200	400	μ\
Input Offset Current	los	V _{CM} = 0V	_	1	10	_	4	15		7	20	n.A
Input Bias Current	В	V _{C M} = 0V	-	4	20	-	6	40	_	12	60	nA
Input Noise Voltage Density	e _n	f _O = 1kHz	_	7.6	-	-	7.6	<u>-</u>	-	7.6	_	nV/ Hz
Large-Signal		V ₀ = ±10V										
Voltage	Avo	R _L = 10kΩ	400	650	-	300	500	-	250	400	-	V/mV
Gain		$R_L = 2k\Omega$	300	500	_	200	300	-	175	250		
Input Voltage Range	IVR	(Note 1)	+ ±12	±12.5	-	±12	±12.5	_	±12	±12.5	-	\
Output Voltage Swing	v _o	R _L ≥ 2kΩ	±12	±13	-	±12	±13	_	±12	±13	-	١
Common-Mode Rejection	CMR	V _{CM} = ±12V	106	120	_	100	115	_	90	105	_	dE
Power Supply Rejection Ratio	PSRR	V _S = ±4.5V to ±18V	-	0.6	3.2	-	1.8	5.6	-	2.4	7.0	μVΛ
Slew Rate	SR		5.5	8.5	-	5.5	8.5		5.5	8.5		V/µ!
Phase Margin	ø _m	A _V = +1		62	-	_	62	_		62	-	deç
Supply Current (All Amplifiers)	Isy	No Load	-	4.5	6.5	-	4.5	6.5	-	4.5	6.5	m.A
Gain Bandwidth Product	GBW		_	5	-	-	5	-	-	5	_	MH:
Channel Separation	cs	V _O = 20V _{p-p} f _O = 10Hz (Note 2)	125	175	-	125	175	-	_	175	_	dE
Input Capacitance	CIN		_	3	_		3	-		3	-	pl
Input Resistance Differential-Mode			_	0.4	-	_	0.4	-	-	0.4	-	MS
Input Resistance Common-Mode	RINCM		-	20	_	_	20	-	_	20	_	Gs
Settling Time	t _s	A _V = +1, 10V Step to 0.01%	-	2	-	-	2	-	_	2	-	μ

NOTES:

- 1. Guaranteed by CMR test.
- 2. Guaranteed but not 100% tested.



				P-271	Α	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	Vos		_	115	400	μV
Average Input Offset Voltage Drift	TCVos			0.4	2	μV/°C
Input Offset Current	los	V _{CM} = 0V	_	1.5	30	nA
Input Bias Current	l ₈	V _{CM} = 0V	-	7	60	nA
Large-Signal Voltage Gain	A _{VO}	$egin{aligned} \mathbf{V_O} &= \pm 10 \mathbf{V} \\ \mathbf{R_L} &= 10 \mathbf{k} \Omega \\ \mathbf{R_L} &= 2 \mathbf{k} \Omega \end{aligned}$	300 200	600 500		V/mV
Input Voltage Range	IVR	(Note 1)	±12	±12.5	_	٧
Output Voltage Swing	v _o	$R_L \ge 2k\Omega$	±12	±13	_	V
Common-Mode Rejection	CMR	V _{CM} = ±12V	100	120	_	dB
Power Supply Rejection Ratio	PSRR	$V_{S} = \pm 4.5 V \text{ to } \pm 18 V$	_	1.0	5.6	μV/V
Supply Current (All Amplifiers)	I _{SY}	No Load	_	5.3	7.5	mA

NOTE:

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $-40^{\circ}C \le T_A \le +85^{\circ}C$, unless otherwise noted.

			(P-271A	/E		OP-271	F		OP-271G		
PARAMETER	PARAMETER SYMBOL CONDITIONS			TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	v _{os}		-	100	330	-	215	560	-	300	700	μV
Average Input Offset Voltage Drift	TCV _{OS}		-	0.4	2	-	1	4	_	2.0	5	μV/°C
Input Offset Current	los	V _{CM} = 0V	_	1	30	-	5	40	-	15	50	nA
Input Bias Current	I _B	V _{CM} = 0V	-	6	60	-	10	70	_	15	80	nA
Large-Signal Voltage Gain	A _{vo}	$V_O = \pm 10V$ $R_L = 10k\Omega$ $R_L = 2k\Omega$	300 200	600 500	<u>-</u>	200 100	500 400	-	150 90	400 300	-	V/mV
Input Voltage Range	IVR	(Note 1)	±12	±12.5	_	±12	±12.5	-	±12	±12.5	_	V
Output Voltage Swing	v _o	R _L ≥ 2kΩ	±12	±13	-	±12	±13	-	±12	±13	-	٧
Common-Mode Rejection	.CMR	V _{CM} = ±12V	100	120	-	94	115	-	90	100	-	dB
Power Supply Rejection Ratio	PSRR	V _S = ±4.5V to ±18V	-	0.7	5.6	-	51.8	10	-	2.0	15	μV/V
Supply Current (All Amplifiers)	's _Y	No Load	-	5.2	7.2	_	5.2	7.2	-	5.2	7.2	mA


NOTE:

^{1.} Guaranteed by CMR test.

^{1.} Guaranteed by CMR test.



DICE CHARACTERISTICS



DIE SIZE 0.094×0.092 inch, 8,648 sq. mils $(2.39 \times 2.34$ mm, 5.60 sq. mm)

- 1. OUT A 2. -IN A
- 3. + IN A
- 4. V-
- 5. +IN B 6. -IN B
- 7. OUT B

8. V+

For additional DICE ordering information, refer to PMI's Data Book, Section 2.

WAFER TEST LIMITS at $V_S = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	OP-271GBC LIMIT	UNITS
Input Offset Voltage	Vos		300	μV MAX
Input Offset Current	Ios	V _{CM} = 0V	15	nA MAX
Input Bias Current	I _B	V _{CM} = 0V	40	nA MAX
Large-Signal Voltage Gain	A _{VO}	$V_O = \pm 10V$ $R_L = 10k\Omega$ $R_L = 2k\Omega$	300 200	V/mV MIN
Input Voltage Range	IVR	(Note 1)	±12	V MIN
Output Voltage Swing	v _o	$R_L \ge 2k\Omega$	±12	V MIN
Common-Mode Rejection	CMR	V _{CM} = ±12V	100	dB MIN
Power Supply Rejection Ratio	PSRR	$V_S = \pm 4.5 V$ to $\pm 18 V$	5.6	μV/V MAX
Supply Current (All Amplifiers)	I _{SY}	No Load	6.5	mA MAX


NOTES:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


^{1.} Guaranteed by CMR test.


PMI>


TYPICAL PERFORMANCE CHARACTERISTICS





























TYPICAL PERFORMANCE CHARACTERISTICS





TYPICAL PERFORMANCE CHARACTERISTICS


















APPLICATIONS INFORMATION

CAPACITIVE LOAD DRIVING AND POWER SUPPLY CONSIDERATIONS

The OP-271 is unity-gain stable and is capable of driving large capacitive loads without oscillating. Nonetheless, good supply bypassing is highly recommended. Proper supply bypassing reduces problems caused by supply line noise and improves the capacitive load driving capability of the OP-271.

In the standard feedback amplifier, the op amp's output resistance combines with the load capacitance to form a low-pass filter that adds phase shift in the feedback network and reduces stability. A simple circuit to eliminate this effect is shown in Figure 1. The added components, C1 and R3, decouple the amplifier from the load capacitance and provide additional stability. The values of C1 and R3 shown in Figure 8 are for a load capacitance of up to 1000pF when used with the OP-271.

FIGURE 1: Driving Large Capacitive Loads




UNITY-GAIN BUFFER APPLICATIONS

When $R_f \le 100\Omega$ and the input is driven with a fast, large-signal pulse (>1V), the output waveform will look as shown in Figure 2.

During the fast feedthrough-like portion of the output, the input protection diodes effectively short the output to the input, and a current, limited only by the output short-circuit protection, will be drawn by the signal generator. With $R_f \! \geq \! 500\Omega,$ the output is capable of handling the current requirements ($I_L \leq 20\text{mA}$ at 10V); the amplifier will stay in its active mode and a smooth transition will occur.

FIGURE 2: Pulsed Operation



When $R_f\!>\!3k\Omega$, a pole created by R_f and the amplifier's input capacitance (3pF) creates additional phase shift and reduces phase margin. A small capacitor in parallel with R_f helps eliminate this problem.

COMPUTER SIMULATIONS

Many electronic design and analysis programs include models for op amps which calculate AC performance from the location of poles and zeros. As an aid to designers utilizing such a program, major poles and zeros of the OP-271 are listed below. Their location will vary slightly between production lots. Typically, they will be within $\pm 15\%$ of the frequency listed. Use of this data will enable the designer to evaluate gross circuit performance quickly, but should not supplant rigorous characterization of a breadboarded circuit.

POLES	ZEROS
15 Hz	2.5 MHz
1.2 MHz	$4 \times 23 \text{ MHz}$
2 × 32 MHz	_
$8 \times 40 \text{ MHz}$	_

APPLICATIONS

LOW PHASE ERROR AMPLIFIER

The simple amplifier depicted in Figure 3 utilizes a monolithic dual operational amplifier and a few resistors to substantially reduce phase error compared to conventional amplifier designs. At a given gain, the frequency range for a specified phase accuracy is over a decade greater than for a standard single op amp amplifier.

The low phase error amplifier performs second-order frequency compensation through the response of op amp A2 in the feedback loop of A1. Both op amps must be extremely well matched in frequency response. At low frequencies, the A1 feedback loop forces $V_{\rm O}/(K1+1) = V_{\rm IN}$. The A2 feedback loop forces $V_{\rm O}/(K1+1) = V_{\rm I}/(K1+1)$ yielding an overall transfer function of $V_{\rm O}/V_{\rm IN} = K1+1$. The DC gain is determined by the resistor divider at the output, $V_{\rm O}$, and is not directly affected by the resistor divider around A2. Note, that like a conventional single op amp amplifier, the DC gain is set by resistor ratios only. Minimum gain for the low phase error amplifier is 10.

FIGURE 3: Low Phase Error Amplifier




FIGURE 4: Phase Error Comparison




Figure 4 compares the phase error performance of the low phase error amplifier with a conventional single op amp amplifier and a cascaded two-stage amplifier. The low phase error amplifier shows a much lower phase error, particularly for frequencies where $\omega/\beta\omega_{\rm T}<0.1$. For example, phase error of -0.1° occurs at $0.002~\omega/\beta\omega_{\rm T}$ for the single op amp amplifier, but at $0.11~\omega/\beta\omega_{\rm T}$ for the low phase error amplifier.

For more detailed information on the low phase error amplifier, see Application Note AN-107.

DUAL 12-BIT VOLTAGE OUTPUT DAC

The dual voltage output DAC shown in Figure 5 will settle to 12-bit accuracy from zero to full scale in $2\mu s$ typically. The CMOS DAC-8222 utilizes a 12-bit, double-buffered input structure allowing faster digital throughput and minimizing digital feedthrough.

FAST CURRENT PUMP

Maximum output current of the fast current pump shown in Figure 6 is $\pm 11\text{mA}.$ Voltage compliance exceeds $\pm 10\text{V}$ with $\pm 15\text{V}$ supplies. The current pump has an output resistance of over $3M\Omega$ and maintains 12-bit linearity over its entire output range.

FIGURE 6: Fast Current Pump




FIGURE 5: Dual 12-Bit Voltage Output DAC

