

### **Rochester Electronics Manufactured Components**

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



# Ultra-High-Speed CMOS 2K x 9, 4K x 9 FIFO Buffer Memories

QS7203  
QS7204


## FEATURES

- Ultra-fast 10-ns flag and data access times
- Ground-bounce controlled outputs
- Input noise filters on read/write lines
- Fully asynchronous read and write
- Low power with industry-standard pinouts
- Zero fall-through time
- Expandable in depth with no speed loss
- Retransmit capability
- Available in PDIP, SOJ & PLCC

## DESCRIPTION


The QS7203 and QS7204 are 2K x 9 and 4K x 9 FIFOs, respectively. These FIFOs use a dual-port RAM-based architecture and have independent read and write pointers. This allows high speed with zero fall-through time. The read and write pointers are incremented on the rising edges of the read and write lines. The flag circuitry is based on a patented high-speed design, giving precise half-full, full, and empty conditions. These flags also prevent the FIFO from being written into when full or being read from when empty. These FIFOs are easily cascadable to any depth and expandable to any width without any speed penalty. Retransmit resets the read pointer to memory location zero. These devices are useful for data communications, digital signal processing, and general data-rate management applications.

FIGURE 1. FUNCTIONAL BLOCK DIAGRAM



**Note1:**  $\overline{XO}$  and  $\overline{HF}$  share the same pin, so the Half-Full flag is available only in standalone, not depth-expansion mode.

FIGURE 2. PINOUTS (All pins top view)



**PIN DESCRIPTIONS**

Name	I/O	Description
$D_i$	I	Data Inputs
$Q_i$	O	Data Outputs
$\bar{R}$	I	Read Clock
$\bar{W}$	I	Write Clock
$\overline{EF}$	O	Empty Flag
$\overline{FF}$	O	Full Flag
$\overline{RS}$	I	Reset
$\overline{FL/RT}$	I	First Load/Retransmit
$\bar{X}I$	I	Expansion Clock In
$\overline{XO/HF}$	O	Expansion Clock Out/ Half-Full Flag

## SIGNAL DESCRIPTION

### DATA INPUTS

#### **D8-D0**

The Data In lines D8 to D0 provide data to be written into the FIFO.

**Note:** Unused inputs must be tied to Vcc or GND.

### CONTROL INPUTS

#### **Reset ( $\overline{RS}$ )**

The reset input resets the read and write pointers and the flags to zero. The FIFO must be reset at power-up to ensure proper operation of the pointers and flags. This is done by asserting the reset line to a LOW state, which causes the FIFO flags to be set to empty. This causes the Empty flag to be asserted and the Full and Half-Full flags to be deasserted. Read and write lines must be HIGH for  $t_{RSS}$  before and  $t_{RSR}$  after the rising edge of the reset signal for a valid reset operation.

#### **Write ( $\overline{W}$ )**

The write line causes data to be written into the FIFO. A write cycle is initiated by the falling edge of the write signal. A write will occur if the full flag was not asserted, indicative of at least one empty location in the FIFO. Data is stored in the FIFO on the rising edge of the write signal using the data setup and hold times specified. Data is stored in a sequential manner in the FIFO, and the read and write operations can be asynchronous. The falling edge of the write signal asserts the Half-Full and Full flags when the next word after half-full is written and when the last word has been written, respectively. The rising edge of the write line de-asserts the Empty flag when the first write is performed after an empty or reset condition. When the Full flag is asserted, subsequent writes are blocked. The user can apply a write pulse after the full condition is deasserted.

#### **Read ( $\overline{R}$ )**

The read signal causes data to be read from the FIFO. A read cycle is initiated by the falling edge of the read signal. A read is performed if the Empty flag is not asserted, indicative of at least one word being present in the FIFO. The data is accessed on a first-in-first-out basis asynchronous to the write operations. After the read control is deasserted, the data outputs go from a valid state into high impedance. The outputs remain in high impedance until the next

read cycle. When all the data is read on the last read cycle, the Empty flag is asserted, and will inhibit any subsequent reads. The outputs will be in high impedance for subsequent read operations until a write occurs that deasserts the Empty flag, allowing a read cycle to begin. The outputs may also be in high impedance when the FIFOs are cascaded in depth. In this case, only the active FIFO asserts data, and the other FIFO data outputs are in high impedance. The falling edge of the read signal will set the Empty flag during the read of the last word in the FIFO. The rising edge of the read signal will deassert the Half-Full and the Full flags when the FIFO has reached half-full and when the FIFO is full, respectively.

#### **First Load/Retransmit ( $\overline{FL/RT}$ )**

This is a dual-purpose input. In the depth-expansion mode, this pin indicates the first FIFO device that will be loaded or read from after a reset operation. In the standalone or width-expansion mode (when the expansion input is grounded), this pin initiates the retransmit function.

Retransmit resets the read pointer to zero. The read and write signals must be HIGH before and after the rising edge of the retransmit pulse. The retransmit feature is useful when the same data needs to be read again without rewriting it into the FIFO. Pulsing the retransmit pin will cause the read pointer to be reset to zero, and the previously read data can be read again. The flags will change according to the relative location of the pointers after the retransmit pulse.

#### **Expansion In ( $\overline{XI}$ )**

This is a dual-purpose pin. When it is grounded, it indicates that the FIFO is a standalone device. When it is not grounded, it indicates that the FIFO is in the depth-expansion mode. In the depth-expansion mode, this pin is connected to the  $\overline{XO}$  pin of the previous device.

### DATA OUTPUTS

#### **Data Outputs Q8-Q0**

The 9-bit data output bus Q8-Q0 receives the read data from the FIFO. It is active whenever the read signal is LOW. It is in a high-impedance state when the read signal is HIGH. It is also in high impedance when the FIFO Empty flag is active (i.e., when the FIFO is empty).

## **CONTROL OUTPUTS**

### **Full Flag ( $\overline{FF}$ )**

The Full flag indicates that the FIFO is full. The Full flag is asserted when there is only one empty location in the FIFO and a falling edge of the write signal initiates the last write operation. The rising edge of the read signal de-asserts the flag, as at least one location has become available.

### **Empty Flag ( $\overline{EF}$ )**

The Empty flag indicates the FIFO is empty. It is asserted when there is only one word in the FIFO, and a falling edge of the read signal initiates the last read operation. The rising edge of the write signal de-asserts the flag, as one word is now present in the FIFO.

### **Expansion Out/Half-Full Flag ( $\overline{XO}/\overline{HF}$ )**

This is a dual-purpose flag. In the single-device mode, the expansion in ( $\overline{XI}$ ) is grounded, and the Half-Full flag output is present on this pin. Whenever the FIFO is more than half-full, the flag remains asserted. When the FIFO is exactly half-full and the next falling edge of the write signal asserts the flag. The rising edge of read that causes the FIFO to be half-full will de-assert the Half-Full flag. It will remain asserted until the FIFO is half-full or less than half-full. The name given to the flag is Half-Full, but it is asserted on the one plus the half-full condition.

In the depth-expansion mode, the expansion out ( $\overline{XO}$ ) is connected to the expansion in ( $\overline{XI}$ ) of the next device. This causes the next device to perform write or read operations.

## **OPERATING MODES**

### **SINGLE-DEVICE MODE**

A FIFO is in standalone mode when the expansion in ( $\overline{XI}$ ) control is grounded. In this mode the Half-Full flag is available on the shared  $\overline{XO}/\overline{HF}$  line. Figure 16 shows the standalone mode, and this applies to FIFO width expansion, as shown in Figure 17.

### **DEPTH-EXPANSION MODE**

A FIFO is in the depth-expansion mode when the expansion-in ( $\overline{XI}$ ) control is not grounded but tied to the expansion-out ( $\overline{XO}$ ) pin of the previous FIFO. Using the depth-expansion mode, the QS7203/02 can be easily cascaded to create FIFOs of larger

depth. The devices are cascaded as shown in Figure 18. In the depth-expansion mode, the device that receives the first word of data has its first load input grounded. The other devices have their first load inputs in the HIGH state. Two 4-input OR gates are required to create the composite Full and Empty flags for the FIFO array. In using the depth-expansion mode, care must be taken to keep the traces short from the expansion in ( $\overline{XI}$ ) of one device to the expansion out ( $\overline{XO}$ ) of the next device to minimize crosstalk noise.

## **FLOW-THROUGH MODES**

Flow-through modes refer to the internal operation of the FIFO in empty and full conditions. Flow-through modes allow data to flow directly through the FIFO from input to output under the appropriate empty and full conditions.

Two types of flow-through modes, a read flow-through and a write flow-through, are supported by the FIFO. In the read flow-through mode, the FIFO is empty and the read side is waiting for data from a write. Read flow-through is represented by an empty FIFO that has its read line held LOW, and a write occurs. This rising edge of the write would de-assert the Empty flag and cause valid data to appear on the outputs after a certain time delay of  $2t_{EF} + t_A$ . The read line being LOW would cause the data to be read and also assert the Empty flag once again. The user must raise the read line in order to increment the read pointer.

In the write flow-through mode, the FIFO is full and the write side is waiting for a word location to be made available by a read. A write flow-through operation permits the writing of a single word of data immediately after reading one word of data from a full FIFO. This is similar to the read flow-through case, and the *write line must toggled to increment the write pointer.*

## FUNCTION TABLES

### RESET AND RETRANSMIT FUNCTION TABLE

Mode	INPUTS			INTERNAL STATUS		OUTPUTS		
	$\overline{RS}$	$\overline{FL/RT}$	$\overline{XI}$	Read Pointer	Write Pointer	$\overline{EF}$	$\overline{FF}$	$\overline{HF}$
Reset	L	X	L	Location Zero	Location Zero	L	H	H
Retransmit	H	L	L	Location Zero	Unchanged	(3)	(3)	(3)
Read/Write	H	H	L	Increment <sup>(1)</sup>	Increment <sup>(2)</sup>	(4)	(4)	(4)

**Notes:**

1. The read pointer will increment if the FIFO is not empty.
2. The write flag will increment if the FIFO is not full.
3. The flags will change after the retransmit operation and will correspond to the read pointer being at location zero.
4. The flags will reflect the relative locations of the read and write pointers.

### RESET AND FIRST-LOAD FUNCTION TABLE

Mode	INPUTS			INTERNAL STATUS		OUTPUTS		
	$\overline{RS}$	$\overline{FL/RT}$	$\overline{XI}$	Read Pointer	Write Pointer	$\overline{EF}$	$\overline{FF}$	$\overline{HF}$
Reset	L	L	(1)	Location Zero	Location Zero	L	H	H
Retransmit	L	H	(1)	Location Zero	Location Zero	(3)	(3)	(3)
Read/Write	H	(2)	(1)	Increment <sup>(1)</sup>	Increment <sup>(2)</sup>	(4)	(4)	(4)

**Notes:**

1. The expansion in ( $\overline{XI}$ ) is connected to the expansion out ( $\overline{XO}$ ) of the previous device.
2. The device with  $\overline{FL}$  tied LOW will receive the first N writes and first N reads, where N is the FIFO size. On the Nth write, the  $\overline{XO}$  pulse is sent to the next device to indicate that it will receive the (N+1)th write. Similarly, on the Nth read, another  $\overline{XO}$  pulse is sent to the next device to indicate that it will output the (N+1)th read.
3. The read and write pointers will be activated according to whether the FIFO received an  $\overline{XO}$  pulse, or whether they were the first device in the daisy chain. The flags will reflect the empty or full conditions for the individual FIFOs. To create the composite Full and Empty flags, an OR-ing of the individual flags is required.
4. The flags will reflect the relative locations of the read and write pointers.

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage to Ground .....	-0.5 to +7.0V
DC Output Voltage $V_{OUT}$ .....	-0.5 to $V_{CC} + 0.5V$
DC Input Voltage $V_{IN}$ .....	-0.5 to $V_{CC} + 0.5V$
AC Input Voltage (Pulse Width $\leq 20$ ns) .....	-3.0V
DC Input Diode Current with $V_{IN} < 0$ .....	-20 mA
DC Output Current with $V_{IN} > V_{CC}$ .....	20 mA
DC Output Diode Current with $V_{OUT} < 0$ .....	-50 mA
DC Output Current with $V_{OUT} > V_{CC}$ .....	50 mA
DC Output Current Max Sink Current/Pin .....	+70 mA
DC Output Current Max Source Current/Pin .....	-30 mA
Total DC Ground Current .....	(NxIOL + MxΔIcc) mA
Total DC Vcc Power Supply Current .....	(NxIOH + MxΔIcc) mA
(N = Number of Outputs, M = Number of Inputs)	
T <sub>STG</sub> Storage Temperature .....	-65°C to +150°C

**Note:** Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device, resulting in functional- or reliability-type failures.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Commercial  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$

Symbol	Parameter	Test Conditions	Min	Max	Units
$V_{IH}$	Input HIGH Voltage	Logic HIGH for All Inputs	2.0	6.0	V
$V_{IL}$	Input LOW Voltage	Logic LOW for All Inputs	—	0.8	V
$V_{OH}$	Output HIGH Voltage	$I_{OH} = -2 \text{ mA}$ , $V_{CC} = 4.5V$	2.4	—	V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 8 \text{ mA}$ , $V_{CC} = 4.5V$	—	0.4	V
$ I_{OZ} $	Output Leakage	$V_{CC} = 5.5V$ , $V_{OUT} = V_{CC}$ or $0V$	—	10	$\mu A$
$ I_I ^{(1)}$	Input Leakage	$V_{CC} = 5.5V$ , $GND < V_{IN} < V_{CC}$	—	1	$\mu A$

Note:  $I_I = I_{IH} = I_{IL}$

## CAPACITANCE

$T_A = 25^\circ C$ ,  $f = 1.0 \text{ MHz}$

Name	Description	Conditions	Typ	Max	Units
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	5	8	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	5	8	pF

Note: Capacitance is guaranteed but not tested.

## POWER-SUPPLY CHARACTERISTICS

Symbol	Parameter	Com	Units
$I_{CC1}^{(1)}$	Operating Current $V_{CC} = \text{Max}$ , Outputs Open	100	mA
$I_{CC2}$	Standby Current $\bar{R} = \bar{W} = \bar{RS} = \bar{FL}/\bar{RT} = V_{IH}$	15	mA
$I_{SB}$	Power-Down Current All Inputs at $V_{HC}$ or $V_{IC}$ $\bar{R} = \bar{W} = \bar{RS} = \bar{FL}/\bar{RT} = V_{HC}$	5	mA

Note:

1.  $I_{CC}$  is tested at 30 MHz.

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Commercial Vcc = 5V ± 10%, TA = 0°C to +70°C

**READ CYCLE TIMING**

Sym	Parameter	-10	-12	-15	-20	-25	-35	-50	Unit	Type
t <sub>RF</sub>	Read Frequency, MHz <sup>(2)</sup>	45.5	43.5	40	33	28	22	15	MHz	Min
t <sub>RC</sub>	Read Cycle Time	22	23	25	30	35	45	65	ns	Min
t <sub>A</sub>	Read Access Time	10	12	15	20	25	35	50	ns	Max
t <sub>RR</sub>	Read Recovery Time	7	8	10	10	10	10	15	ns	Min
t <sub>RPW</sub>	Read Pulse Width <sup>(1)</sup>	15	15	15	20	25	35	50		
t <sub>FLZ</sub>	$\bar{R}$ Data Bus Low-Z <sup>(2)</sup>	3	3	3	3	3	3	3		
t <sub>WLZ</sub>	$\bar{W}$ Data Bus Low-Z <sup>(2,3)</sup>	3	3	3	3	3	3	3		
t <sub>DV</sub>	$\bar{R}$ HIGH to Data Hold Time	5	5	5	5	5	5	5		
t <sub>FHZ</sub>	$\bar{R}$ to Data High-Z <sup>(2)</sup>	10	12	14	18	18	20	30		

**WRITE CYCLE TIMING**

Sym	Parameter	-10	-12	-15	-20	-25	-35	-50	Unit	Type
t <sub>WF</sub>	Write Frequency, MHz <sup>(2)</sup>	45.5	43.5	40	33	28	22	15	ns	Min
t <sub>WC</sub>	Write Cycle Time	22	23	25	30	35	45	65		
t <sub>WPW</sub>	Write Pulse Width <sup>(1)</sup>	15	15	15	20	25	35	50		
t <sub>WR</sub>	Write Recovery Time	7	8	10	10	10	10	15		
t <sub>DS</sub>	Write Data Setup Time	8	8	9	12	15	18	30		
t <sub>DH</sub>	Write Data Hold Time	0	0	0	0	0	0	0		

**RESET AND RETRANSMIT CYCLE TIMING**

Sym	Parameter	-10	-12	-15	-20	-25	-35	-50	Unit	Type
t <sub>RSC</sub>	Reset Cycle Time	17	20	25	30	35	45	65	ns	Min
t <sub>RS</sub>	Reset Pulse Width <sup>(1)</sup>	10	12	15	20	25	35	50		
t <sub>RSS</sub>	Reset Setup Time	10	12	15	20	25	35	50		
t <sub>RSR</sub>	Reset Recovery Time	7	8	10	10	10	10	15		
t <sub>RTC</sub>	Retransmit Cycle Time	19	20	25	30	35	45	65		
t <sub>RT</sub>	Retransmit Pulse Width <sup>(1)</sup>	12	12	15	20	25	35	50		
t <sub>RTS</sub>	Retransmit Setup Time	10	12	15	20	25	35	50		
t <sub>TRR</sub>	Retransmit Recovery Time	7	8	10	10	10	10	15		

**Notes:** These timings are measured as defined in AC Test Conditions.

1. Pulse widths less than the specified minimum value may upset the internal pointers and are not allowed.
2. These values are guaranteed by design and not tested.
3. This applies to the read data flow-through mode only.



**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Commercial Vcc = 5V ± 10%, TA = 0°C to +70°C


**FLAG TIMING**

Sym	Parameter	-10	-12	-15	-20	-25	-35	-50	Unit	Type
tREF	Read Low to $\overline{EF}$ Low	10	12	15	20	25	30	45	ns	Max
tRFF	Read High to $\overline{FF}$ High	13	14	15	20	25	30	45		
tRHF	Read High to $\overline{HF}$ High	16	17	19	20	25	30	45		
tRPE	Read Pulse After $\overline{EF}$ High	10	12	15	20	25	30	50	ns	Min
tWFF	Write Low to $\overline{FF}$ Low	10	12	15	20	25	30	45	ns	Max
tWFF	Write High to $\overline{FF}$ High	13	14	15	20	25	30	45		
tWHF	Write High to $\overline{HF}$ High	16	17	19	20	25	30	45		
tWPE	Write Pulse After $\overline{EF}$ High	10	12	15	20	25	30	50	ns	Min
tEFL	Reset Low to $\overline{EF}$ Low	10	12	15	20	25	30	45	ns	Max
tFFH	Reset High to $\overline{FF}$ High	13	14	15	20	25	30	45		
tHFH	Reset High to $\overline{HF}$ High	16	17	19	20	25	30	45		

**EXPANSION TIMING**

Sym	Parameter	-10	-12	-15	-20	-25	-35	-50	Unit	Type
txOL	Read/Write to $\overline{XO}$ Low	12	12	15	20	25	35	50	ns	Min
txOH	Read/Write to $\overline{XO}$ High	12	12	15	20	25	35	50		
txI	$\overline{XI}$ Pulse Width	10	12	15	20	25	35	50		
txIR	$\overline{XI}$ Recovery Time	7	8	10	10	10	10	10		
txIS	$\overline{XI}$ Setup Time	7	8	10	15	15	15	15		

**FIGURE 3. AC TEST CONDITIONS**



TIMING DIAGRAMS

FIGURE 4. ASYNCHRONOUS READ AND WRITE OPERATIONS





FIGURE 5. RESET TIMING



Notes:

1. Read and write have to be at a HIGH level around the rising edge of reset. The flags may change during reset but are valid at  $t_{RSC}$ .

FIGURE 6. FULL FLAG BEHAVIOR FROM LAST WRITE TO FIRST READ




FIGURE 7. FULL FLAG AND REQUIRED WRITE PULSE AT FULL CONDITION




FIGURE 8. EMPTY FLAG BEHAVIOR FROM LAST READ TO FIRST WRITE







FIGURE 9. EMPTY FLAG AND REQUIRED WRITE PULSE AT EMPTY CONDITION




**FIGURE 10. HALF-FULL FLAG TIMING**



**FIGURE 11. RETRANSMIT FUNCTION TIMING**



**FIGURE 12. EXPANSION-OUT TIMING**



**Note:**

1. The expansion out ( $\bar{X}0$ ) of device 1 is connected to the expansion in ( $\bar{X}1$ ) of device 2.

**FIGURE 13. EXPANSION-IN TIMING**




FIGURE 14. READ DATA FLOW-THROUGH MODE




FIGURE 15. WRITE DATA FLOW-THROUGH MODE




FIGURE 16. THE FIFO IN STANDALONE MODE




FIGURE 17. AN 18-BIT-WIDE FIFO USING TWO FIFOs





FIGURE 18. BUILDING A 4N-DEEP FIFO USING FOUR N-DEEP FIFOs



**Note:** The composite Empty and Full flags require the OR-ing of the individual Empty and Full flags, respectively.

ORDERING INFORMATION

Example:

