

M29F400T M29F400B

4 Mb (x8/x16, Block Erase) SINGLE SUPPLY FLASH MEMORY

PRELIMINARY DATA

- 5V±10% SUPPLY VOLTAGE for PROGRAM, ERASE and READ OPERATIONS
- FAST ACCESS TIME: 70ns
- FAST PROGRAMMING TIME
 - 10μs by Byte / 16μs by Word typical
- PROGRAM/ERASE CONTROLLER (P/E.C.)
 - Program Byte-by-Byte or Word-by-Word
 - Status Register bits and Ready/Busy Output
- MEMORY BLOCKS
 - Boot Block (Top or Bottom location)
 - Parameter and Main blocks
- BLOCK, MULTI-BLOCK and CHIP ERASE
- MULTI-BLOCK PROTECTION/TEMPORARY UNPROTECTION MODES
- ERASE SUSPEND and RESUME MODES
 - Read and Program another Block during Erase Suspend
- LOW POWER CONSUMPTION
 - Stand-by and Automatic Stand-by
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- ELECRONIC SIGNATURE
 - Manufacturer Code: 0020h
 - Device Code, M29F400T: 00D5h
 - Device Code, M29F400B:00D6h

DESCRIPTION

The M29F400 is a non-volatile memory that may be erased electrically at the block or chip level and programmed in-system on a Byte-by-Byte or Wordby-Word basis using only a single 5V Vcc supply. Byte programming takes typically $10\mu s$, Word Programming takes typically $16\mu s$. For Program and Erase operations the necessary high voltages are generated internally. The device can also be programmed in standard programmers.

The array matrix organisation allows each block to be erased and reprogrammed without affecting other blocks. Blocks can be protected against programing and erase on programming equipment, and temporarily unprotected to make changes in the application. Each block can be programmed and erased over 100.000 cycles.






Figure 1. Logic Diagram




May 1997 1/35

Figure 2A. TSOP Pin Connections




Warning: NC = Not Connected.

Figure 2C. SO Pin Connections



Warning: NC = Not Connected.

Figure 2B. TSOP Reverse Pin Connections



Warning: NC = Not Connected.

Table 1. Signal Names

A0-A17	Address Inputs
DQ0-DQ7	Data Input/Outputs, Command Inputs
DQ8-DQ14	Data Input/Outputs
DQ15A-1	Data Input/Output or Address Input
Ē	Chip Enable
G	Output Enable
\overline{w}	Write Enable
RP	Reset / Block Temporary Unprotect
RB	Ready/Busy Output
BYTE	Byte/Word Organisation
Vcc	Supply Voltage
Vss	Ground

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature	-40 to 125	°C
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO} (2)	Input or Output Voltages	-0.6 to 7	٧
Vcc	Supply Voltage	-0.6 to 7	V
$V_{(A9,\overline{E},\overline{G},\overline{RP})}$ (2)	A9, E, G, RP Voltage	-0.6 to 13.5	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents

2. Minimum Voltage may undershoot to -2V during transition and for less than 20ns.

DESCRIPTION (Cont'd)

Block erase is performed in typically 1.5 seconds for the main blocks.

Instructions for Read/Reset, Auto Select for reading the Electronic Signature or Block Protection status, Programming, Block and Chip Erase, Erase Suspend and Resume are written to the device in cycles of commands to a Command Interface using standard microprocessor write timings.

The device is offered in TSOP48 (12 x 20mm) and SO44 packages. Both normal and reverse pinouts are available for the TSOP48 package.

Organisation

The M29F400 is organised as 512K x8 or 256K x16 bits selectable by the BYTE signal. When BYTE is Low the Byte-wide x8 organisation is selected and the address lines are DQ15A-1 and A0-A17. The Data Input/Output signal DQ15A-1 acts as address line A-1 which selects the lower or upper Byte of the memory word for output on DQ0-DQ7, DQ8-DQ14 remain at High impedance. When BYTE is High the memory uses the address inputs A0-A17 and the Data Input/Outputs DQ0-DQ15. Memory control is provided by Chip Enable E, Output Enable G and Write Enable W inputs.

A Reset/Block Temporary Unprotection RP tri-level input provides a hardware reset when pulled Low, and when held High (at V_{ID}) temporarily unprotects blocks previously protected allowing them to be programed and erased. Erase and Program operations are controlled by an internal Program/Erase Controller (P/E.C.). Status Register data output on DQ7 provides a Data Polling signal, and DQ6 and

DQ2 provide Toggle signals to indicate the state of the P/E.C operations. A Ready/Busy $R\overline{B}$ output indicates the completion of the internal algorithms.

Memory Blocks

The devices feature asymmetrically blocked architecture providing system memory integration. Both M29F400T and M29F400B devices have an array of 11 blocks, one Boot Block of 16K Bytes or 8K Words, two Parameter Blocks of 8K Bytes or 4K Words, one Main Block of 32K Bytes or 16K Words and seven Main Blocks of 64K Bytes or 32K Words. The M29F400T has the Boot Block at the top of the memory address space and the M29F400B locates the Boot Block starting at the bottom. The memory maps are showed in Figure 3. Each block can be erased separately, any combination of blocks can be specified for multi-block erase or the entire chip may be erased. The Erase operations are managed automatically by the P/E.C. The block erase operation can be suspended in order to read from or program to any block not being ersased, and then resumed.

Block protection provides additional data security. Each block can be separately protected or unprotected against Program or Erase on programming equipment. All previously protected blocks can be temporarily unprotected in the application.

Bus Operations

The following operations can be performed using the appropriate bus cycles: Read (Array, Electronic Signature, Block Protection Status), Write command, Output Disable, Standby, Reset, Block Protection, Unprotection, Protection Verify, Unprotection Verify and Block Temporary Unprotection. See Tables 3, 4 and 5.




Figure 3. Memory Map and Block Address Table (x8)

Command Interface

Instructions, made up of commands written in cycles, can be given to the Program/Erase Controller through a Command Interface (C.I.). For added data protection, program or erase execution starts after 4 or 6 cycles. The first, second, fourth and fifth cycles are used to input Coded cycles to the C.I. This Coded sequence is the same for all Program/Erase Controller instructions. The 'Command' itself and its confirmation, when applicable, are given on the third, fourth or sixth cycles. Any incorrect command or any improper command sequence will reset the device to Read Array mode.

Instructions

Seven instructions are defined to perform Read Array, Auto Select (to read the Electronic Signature or Block Protection Status), Program, Block Erase, Chip Erase, Erase Suspend and Erase Resume. The internal P/E.C. automatically handles all timing and verification of the Program and Erase operations. The Status Register Data Polling, Toggle, Error bits and the RB output may be read at

any time, during programming or erase, to monitor the progress of the operation.

Instructions are composed of up to six cycles. The first two cycles input a Coded sequence to the Command Interface which is common to all instructions (see Table 6). The third cycle inputs the instruction set-up command. Subsequent cycles output the addressed data, Electronic Signature or Block Protection Status for Read operations. In order to give additional data protection, the instructions for Program and Block or Chip Erase require further command inputs. For a Program instruction. the fourth command cycle inputs the address and data to be programmed. For an Erase instruction (Block or Chip), the fourth and fifth cycles input a further Coded sequence before the Erase confirm command on the sixth cycle. Erasure of a memory block may be suspended, in order to read data from another block or to program data in another block, and then resumed.

When power is first applied or if Vcc falls below V_{LKO} , the command interface is reset to Read Array.

Table 3A. M29F400T Block Address Table

Address Range (x8)	Address Range (x16)	A 17	A 16	A 15	A14	A 13	A12
00000h-0FFFFh	00000h-07FFFh	0	0	0	Х	Х	х
10000h-1FFFFh	08000h-0FFFFh	0	0	1	Х	Х	х
20000h-2FFFFh	10000h-17FFFh	0	1	0	Х	Х	Х
30000h-3FFFFh	18000h-1FFFFh	0	1	1	Х	Х	х
40000h-4FFFFh	20000h-27FFFh	1	o	o	Х	Х	х
50000h-5FFFFh	1C000h-2FFFFh	1	o	1	Х	Х	х
60000h-6FFFFh	30000h-37FFFh	1	1	o	Х	Х	х
70000h-77FFFh	38000h-3BFFFh	1	1	1	0	Х	х
78000h-79FFFh	3C000h-3CFFFh	1	1	1	1	0	О
7A000h-7BFFFh	3D000h-3DFFFh	1	1	1	1	0	1
7C000h-7FFFFh	3E000h-3FFFFh	1	1	1	1	1	Х

Table 3B. M29F400B Block Address Table

Address Range (x8)	Address Range (x16)	A 17	A 16	A 15	A 14	A 13	A 12
00000h-03FFFh	00000h-01FFFh	0	0	О	0	o	Х
04000h-05FFFh	02000h-02FFFh	0	0	0	0	1	0
06000h-07FFFh	03000h-03FFFh	0	0	0	0	1	1
08000h-0FFFFh	04000h-07FFFh	0	0	0	1	Х	Х
10000h-1FFFFh	08000h-0FFFFh	0	0	1	Х	Х	Х
20000h-2FFFFh	10000h-17FFFh	0	1	О	Х	Х	Х
30000h-3FFFFh	18000h-1FFFFh	0	1	1	Х	Х	Х
40000h-4FFFFh	20000h-27FFFh	1	0	0	Х	Х	Х
50000h-5FFFFh	28000h-2FFFFh	1	0	1	Х	Х	Х
60000h-6FFFFh	30000h-37FFFh	1	1	0	Х	Х	Х
70000h-7FFFFh	38000h-3FFFFh	1	1	1	Х	Х	Х

SIGNAL DESCRIPTIONS

See Figure 1 and Table 1.

Address Inputs (A0-A17). The address inputs for the memory array are latched during a write operation. In Word-wide organisation the address lines are A0-A17, in Byte-wide organisation DQ15A-1 acts as an additional LSB address line. When A9 is raised to V_{ID}, either a Read Electronic Signature Manufacturer or Device Code, Block Protection Status or a Write Block Protection or Block Unprotection is enabled depending on the combination of levels on A0, A1 and A6.

Data Input/Outputs (DQ0-DQ7). These Inputs/Outputs are used in the Byte-wide and Wordwide organisations. The input is data to be programmed in the memory array or a command to be written to the C.I. Both are latched on the rising edge of Chip Enable $\overline{\mathbb{E}}$ or Write Enable $\overline{\mathbb{W}}$. The output is data from the Memory Array, the Electronic Signature Manufacturer or Device codes, the Block Protection Status or the Status register Data Polling bit DQ7, the Toggle Bits DQ6 and DQ2, the Error bit DQ5 or the Erase Timer bit DQ3. Outputs are valid when Chip Enable $\overline{\mathbb{E}}$ and Output Enable $\overline{\mathbb{G}}$ are active. The output is high impedance when the chip is deselected or the outputs are disabled and when $\overline{\mathbb{RP}}$ is at a Low level.

Data Input/Outputs (DQ8-DQ14 and DQ15A-1). These Inputs/Outputs are additionally used in the Word-wide organisation. When BYTE is High DQ8-DQ14 and DQ15A-1 act as the MSB of the Data Input or Output, functioning as described for DQ0-DQ7 above, and DQ8 - DQ15 are 'don't care' for command inputs or status outputs. When BYTE is Low, DQ0-DQ14 are high impedance, DQ15A-1 is the Address A-1 input.

Chip Enable ($\overline{\mathbf{E}}$). The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. $\overline{\mathbf{E}}$ High deselects the memory and reduces the power consumption to the standby level. $\overline{\mathbf{E}}$ can also be used to control writing to the command register and to the memory array, while $\overline{\mathbf{W}}$ remains at a low level. The Chip Enable must be forced to V_{ID} during the Block Unprotection operation.

Output Enable (\overline{G}). The Output Enable gates the outputs through the data buffers during a read operation. When \overline{G} is High the outputs are High

impedance. \overline{G} must be forced to V_{ID} level during Block Protection and Unprotection operations.

Write Enable (W). This input controls writing to the Command Register and Address and Data latches.

Byte/Word Organization Select (BYTE). The BYTE input selects the output configuration for the device: Byte-wide (x8) mode or Word-wide (x16) mode. When BYTE is Low, the Byte-wide mode is selected and the data is read and programmed on DQ0-DQ7. In this mode, DQ8-DQ14 are at high impedance and DQ15A-1 is the LSB address. When BYTE is High, the Word-wide mode is selected and the data is read and programmed on DQ0-DQ15.

Ready/Busy Output (RB). Ready/Busy is an open-drain output and gives the internal state of the P/E.C. of the device. When RB is Low, the device is Busy with a Program or Erase operation and it will not accept any additional program or erase instructions except the Erase Suspend instruction. When RB is High, the device is ready for any Read, Program or Erase operation. The RB will also be High when the memory is put in Erase Suspend or Standby modes.

Reset/Block Temporary Unprotect Input (\overline{RP}). The \overline{RP} Input provides hardware reset and protected block(s) temporary unprotection functions. Reset of the memory is acheived by pulling \overline{RP} to V_{IL} for at least 500ns. When the reset pulse is given, if the memory is in Read or Standby modes, it will be available for new operations in 50ns after the rising edge of \overline{RP} . If the memory is in Erase, Erase Suspend or Program modes the reset will take 10µs during which the $R\overline{B}$ signal will be held at V_{IL} . The end of the memory reset will be indicated by the rising edge of $R\overline{B}$. A hardware reset during an Erase or Program operation will corrupt the data being programmed or the sector(s) being erased.

Temporary block unprotection is made by holding \overline{RP} at V_{ID} . In this condition previously protected blocks can be programmed or erased. The transition of \overline{RP} from V_{IH} to V_{ID} must slower than 500ns. When \overline{RP} is returned from V_{ID} to V_{IH} all blocks temporarily unprotected will be again protected.

Vcc Supply Voltage. The power supply for all operations (Read, Program and Erase).

Vss Ground. Vss is the reference for all voltage measurements.

DEVICE OPERATIONS

See Tables 4, 5 and 6.

Read. Read operations are used to output the contents of the Memory Array, the Electronic Signature, the Status Register or the Block Protection Status. Both Chip Enable E and Output Enable G must be low in order to read the output of the memory. The Chip Enable input also provides power control and should be used for device selection. Output Enable should be used to gate data onto the output independent of the device selection. The data read depends on the signal level on A9 or on the previous Instructions given to the memory.

Write. Write operations are used to give Instruction Commands to the memory or to latch input data to be programmed. A write operation is initiated when Chip Enable \overline{E} is Low and Write Enable \overline{W} is Low with Output Enable \overline{G} High. Addresses are latched on the falling edge of \overline{W} or \overline{E} whichever occurs last. Commands and Input Data are latched on the rising edge of \overline{W} or \overline{E} whichever occurs first.

Output Disable. The data outputs are high impedance when the Output Enable \overline{G} is High with Write Enable \overline{W} High.

Standby. The memory is in standby when Chip Enable E is High and the P/E.C. is idle. The power consumption is reduced to the standby level and the outputs are high impedance, independent of the Output Enable G or Write Enable W inputs.

Automatic Standby. After 150ns of bus inactivity and when CMOS levels are driving the addresses, the chip automatically enters a pseudo-standby mode where consumption is reduced to the CMOS standby value, while outputs still drive the bus.

Electronic Signature. Two codes identifying the manufacturer and the device can be read from the memory. The manufacturer's code for SGS-THOM-SON is 20h, the device code is D5h for the M29F400T (Top Boot) and D6h for the M29F400B (Bottom Boot). These codes allow programming equipment or applications to automatically match their interface to the characteristics of the M29F400. The Electronic Signature is output by a Read operation when the voltage applied to A9 is at V_{ID} and address inputs A1 and A6 are Low. The manufacturer code is output when the Address input A0 is Low and the device code when this input is High. Other Address inputs are ignored. The codes are output on DQ0-DQ7. This is shown in Table 4.

The Electronic Signature can also be read, without raising A9 to $V_{\rm ID}$, by giving the memory the Instruction AS. If the Byte-wide configuration is selected the codes are output on DQ0-DQ7 with DQ8-DQ14 at High impedance; if the Word-wide configuration is selected the codes are output on DQ0-DQ7 with DQ8-DQ14 at 00h.

Block Protection. Each block can be separately protected against Program or Erase on programming equipment. Block protection provides additional data security, as it disables all program or erase operations. This mode is activated when both A9 and \overline{G} are raised to V_{ID} and an address in the block is applied on A12, A13, A14, A15, A16 and A17. The Block Protection algorithm is shown in Figure 14. Block protection is initiated on the edge of W falling to V_{IL}. Then after a delay of 100μs, the edge of Wrising to VIH ends the protection operations. Block protection verify is achieved by bringing G, E, Ao and A6 to VIL and A1 to VIH, while W is at VIH and A9 at VID. Under these conditions, reading the data output will yield 01h if the block defined by the inputs on A12, A13, A14, A15, A16 and A17 is protected. Any attempt to program or erase a protected block will be ignored by the device.

Block Temporary Unprotection. Any previously protected block can be temporarily unprotected in order to change stored data. The temporary unprotection mode is activated by bringing RP to V_{ID}. During the temporary unprotection mode the previously protected blocks are unprotected. A block can be selected and data can be modified by executing the Erase or Program instruction with the RP signal held at V_{ID}. When RP is returned to V_{IH}, all the previously protected blocks are again protected.

Block Unprotection. All protected blocks can be unprotected on programming equipment to allow updating of bit contents. All blocks must first be protected before the unprotection operation. Block unprotection is activated when A9, \overline{G} and \overline{E} are at V_{ID}. The Block Unprotection algorithm is shown in Figure 15. Unprotection is initiated by the edge of W falling to V_{IL}. After a delay of 10ms, the unprotection operation will end. Unprotection verify is achieved by bringing \overline{G} and \overline{E} to V_{IL} while A0 is at VIL, A6 and A1 are at VIH and A9 remains at VID. In these conditions, reading the output data will yield 00h if the blockdefined by the inputs A12, A13, A14, A15, A16 and A17 has been succesfully unprotected. Each block must be separately verified by giving its address in order to ensure that it has been unprotected.

Table 4. User Bus Operations (1)

Operation	Ē	G	w	RP	BYTE	A0	A 1	A 6	A 9	DQ15 A-1	DQ8- DQ14	DQ0-DQ7
Read Word	V _{IL}	VL	VIH	V _{IH}	V _{IH}	A0	A 1	A 6	A 9	Data Output	Data Output	Data Output
Read Byte	VIL	VL	VIH	V IH	V⊩	A0	A 1	A 6	A 9	Address Input	Hi-Z	Data Output
Write Word	VIL	V _H	V _{IL}	V _{IH}	V _{IH}	AO	A 1	A 6	A 9	Data Input	Data Input	Data Input
Write Byte	VIL	VH	VIL	VII	V⊩	AO	A 1	A 6	A 9	Address Input	Hi-Z	Data Input
Output Disable	V_{IL}	V⊩	V _{IH}	V_{IH}	Х	Х	Х	Х	Х	Hi-Z	Hi-Z	Hi-Z
Standby	V _{IH}	Х	Х	V _{IH}	Х	Х	Х	Х	Х	Hi-Z	Hi-Z	Hi-Z
Reset	X	Х	Х	VIL	Х	Х	Х	Х	Х	Hi-Z	Hi-Z	Hi-Z
Block Protection ^(2,6)	V⊩	V _{ID} ⁽⁴⁾	Pulse/H (3)	V _{IH}	х	х	х	х	V _{ID} ⁽⁴⁾	х	х	х
Block Unprotection ⁽⁶⁾	V _{ID} ⁽⁴⁾	V _{ID} ⁽⁴⁾	Pulse/H (3)	V _{IH}	х	х	х	х	VID ⁽⁴⁾	Х	х	Х
Block Protection Verify ^(2,6)	V _{IL}	VL	V _{IH}	V _{IH}	х	V IL	V _⊪	VIL	V _{ID} ⁽⁴⁾	Х	х	Block Protect Status ⁽⁵⁾
Block Unprotection Verify ^(2,6)	VIL	V∟	VIH	VIH	х	VIL	V⊩	V IH	V _{ID} ⁽⁴⁾	х	х	Block Protect Status ⁽⁵⁾
Block Temporary Unprotection	x	х	х	V _{ID} ⁽⁴⁾	х	х	х	х	х	х	х	х

- Notes: 1. X = V_{IL} or V_{IH}
 2. Block Address must be given on A12-A17 bits.
 3. Pulse/H = W pulse to V_{IL}.
 4. V_{ID} from 10.0V to 11.0V.
 5. See Table 6.
 6. Operation performed on programming equipment.

Table 5. Read Electronic Signature (following AS instruction or with $A9 = V_{ID}$)

Org.	Code	Device	Ē	G	w	BYTE	AO	A 1	A 6	Other Addresses	DQ15 A-1	DQ8 - DQ14	DQ0 - DQ7
Word-	Word- wide Device Code		VL	VIL	V _{IH}	V _{IH}	VIL	VIL	VIL	Don't Care	0	00h	20h
wide		M29F400T	VL	V_{IL}	V _{IH}	V _{IH}	V _{IH}	V _{IL}	V _{IL}	Don't Care	0	00h	D5h
		M29F400B	VL	٧ıL	V _{IH}	V _{IH}	VIH	VIL	VIL	Don't Care	0	00h	D6h
	Manufact. Code		٧L	VIL	VIH	٧L	VIL	VIL	VIL	Don't Care	Don't Care	Hi-Z	20h
Byte- wide	Device	M29F400T	V⊩	V _{IL}	V _{IH}	٧L	V _{IH}	V _{IL}	VIL	Don't Care	Don't Care	Hi-Z	D5h
	Code	M29F400B	VL	VIL	VIH	VıL	VIH	VIL	VIL	Don't Care	Don't Care	Hi-Z	D6h

Table 6. Read Block Protection (following AS instruction or with $A9 = V_{ID}$)

Code	Ē	G	w	A0	A 1	A 6	A12 - A17	Other Addresses	DQ0 - DQ7
Protected Block	V _{IL}	V _{IL}	V _{IH}	V _{IL}	V _{IH}	VIL	Block Address	Don't Care	01h
Unprotected Block	VIL	V _{IL}	V _{IH}	V _{IL}	V _{IH}	VIL	Block Address	Don't Care	00h

INSTRUCTIONS AND COMMANDS

The Command Interface latches commands written to the memory. Instructions are made up from one or more commands to perform Read Memory Array, Read Electronic Signature, Read Block Protection, Program, Block Erase, Chip Erase, Erase Suspend and Erase Resume. Commands are made of address and data sequences. The instructions require from 1 to 6 cycles, the first or first three of which are always write operations used to initiate the instruction. They are followed by either further write cycles to confirm the first command or execute the command immediately. Command sequencing must be followed exactly. Any invalid combination of commands will reset the device to Read Array. The increased number of cycles has been chosen to assure maximum data security. Instructions are initialised by two preceding Coded cycles which unlock the Command Interface. In addition, for Erase, instruction confirmation is again preceeded by the two Coded cycles.

Status Register Bits

P/E.C. status is indicated during execution by Data Polling on DQ7, detection of Toggle on DQ6 and DQ2, or Error on DQ5 and Erase Timer DQ3 bits. Any read attempt during Program or Erase command execution will automatically output these five Statust Register bits. The P/E.C. automatically sets bits DQ2, DQ3, DQ5, DQ6 and DQ7. Other bits (DQ0, DQ1 and DQ4) are reserved for future use and should be masked. See Tables 9 and 10.

Data Polling Bit (DQ7). When Programming operations are in progress, this bit outputs the complement of the bit being programmed on DQ7. During Erase operation, it outputs a '0'. After completion of the operation, DQ7 will output the bit last programmed or a '1' after erasing. Data Polling is valid and only effective during P/E.C. operation, that is after the fourth $\overline{\mathbf{W}}$ pulse for programming or after the sixth \overline{W} pulse for erase. It must be performed at the address being programmed or at an address within the block being erased. If all the blocks selected for erasure are protected, DQ7 will be set to '0' for about 100 µs, and then return to the previous addressed memory data value. See Figure 11 for the Data Polling flowchart and Figure 10 for the Data Polling waveforms. DQ7 will also flag the Erase Suspend mode by switching from '0' to '1' at the start of the Erase Suspend. In order to monitor DQ7 in the Erase Suspend mode an address within a block being erased must be provided. For a Read Operation in Erase Suspend mode, DQ7 will output '1' if the read is attempted on a block being erased and the DQ value on other blocks. During Program operation in Erase Suspend Mode, DQ7 will have the same behaviour as in the normal program execution outside of the suspend mode.

Toggle Bit (DQ6). When Programming or Erasing operations are in progress, successive attempts to read DQ6 will output complementary data_DQ6 will togale following toggling of either G, or E when G is low. The operation is completed when two successive reads yield the same output data. The next read will output the bit last programmed or a '1' after erasing. The toggle bit DQ6 is valid only during P/E.C. operations, that is after the fourth W pulse for programming or after the sixth \overline{W} pulse for Erase. If the blocks selected for erasure are protected, DQ6 will toggle for about 100µs and then return back to Read. DQ6 will be set to '1' if a Read operation is attempted on an Erase Suspend block. When erase is suspended DQ6 will toggle during programming operations in a block different to the block in Erase Suspend. Either $\overline{\mathbb{E}}$ or $\overline{\mathbb{G}}$ toggling will cause DQ6 to toggle. See Figure 12 for Toggle Bit flowchart and Figure 13 for Toggle Bit waveforms.

Table 7. Commands

Hex Code	Command
00h	Invalid/Reserved
10h	Chip Erase Confirm
20h	Reserved
30h	Block Erase Resume/Confirm
80h	Set-up Erase
90h	Read Electronic Signature/ Block Protection Status
A0h	Program
B0h	Erase Suspend
F0h	Read Array/Reset

Table 8. Instructions (1)

Mne.	Instr.	Cyc.			1st Cyc.	2nd Cyc.	3rd Cyc.	4th Cyc.	5th Cyc.	6th Cyc.	7th Cyc.	
		1+	Addr. (3,7)		х	Read Memory Array until a new write cycle is initiated.						
RD (2,4)	Read/Reset		Data		F0h							
חם	Memory Array		A ddr. ^(3,7)	Byte	AAAAh	5555h	AAAAh	Dood Mon				
		3+	, ruun	Word	5555h	2AAAh	5555h	Read Memory Array until a new write cycle is initiated.				
			Data		AAh	55h	F0h	1				
			Addr. (3,7)	Byte	AAAAh	5555h	AAAAh	Read Electronic Signature or Block			:k	
AS (4)	Auto Select	3+	Addi.	Word	5555h	2AAAh	5555h		Protection Status until a r initiated. See Note 5 and		new write cycle is	
			Data		AAh	55h	90h					
		4	A ddr. ^(3,7)	Byte	AAAAh	5555h	AAAAh	Program				
PG	Program		Addi.	Word	5555h	2AAAh	5555h	Address	Read Data Polling or Toggle Bit until Program completes.			
			Data		AAh	55h	A0h	Program Data				
			A ddr. ^(3,7)	Byte	AAAAh	5555h	AAAAh	AAAAh	5555h	Block	Additional	
BE	Block Erase	6	6 Addr. The	Word	5555h	2AAAh	5555h	5555h	2AAAh	Address	Block (6)	
			Data	•	AAh	55h	80h	AAh	55h	30h	30h	
			A ddr. ^(3,7)	Byte	AAAAh	5555h	AAAAh	AAAAh	5555h	AAAAh		
CE	Chip Erase	6	Audi.	Word	5555h	2AAAh	5555h	5555h	2AAAh	5555h	Note 9	
			Data		AAh	55h	80h	AAh	55h	10h	1	
ES (10)	Erase	1	Addr. (3.7)		х				d all the dat		om any	
	Suspend		Data	Data		Block(s) not being erased then Resume Erase.						
ER	Erase	. 1	Addr. (3,7)		Х	Read Data Polling or Toggle Bits until Erase completes or Erase is						
LN	Resume		Data		30h	suspended another time						

- Notes: 1. Commands not interpreted in this table will default to read array mode.

 2. A wait of 10µs is necessary after a Read/Reset command if the memory was in a Program, Erase or Erase Suspend mode before starting any new operation.

 - X = Don't Care.
 The first cycles of the RD or AS instructions are followed by read operations. Any number of read cycles can occur after
 - the command cycles.

 5. Signature Address bits A0, A1, A6 at V_{IL} will output Manufacturer code (20h). Address bits A0 at V_{IH} and A1, A6 at V_{IL} will output Device code.
 - 6. Block Protection Address: A0, A6 at V_L, A1 at V_H and A12, A13, A14, A15, A16 and A17 within the Block will output the Block Protection status.
 - 7. For Coded cycles address inputs A15, A16 and A17 are don't care.
 - For Coded cycles accress inputs ATS, ATS and AT7 are contricate.
 Optional, additional Blocks addresses must be entered within a 80µs delay after last write entry, timeout status can be verified through DQ3 value. When full command is entered, read Data Polling or Toggle bit until Erase is completed or suspended.
 Read Data Polling, Toggle bits or RB until Erase completes.
 During Erase Suspend, Read and Data Program functions are allowed in blocks not being erased.

Table 9. Status Register Bits

DQ	Name	Logic Level	Definition	Note			
		'1'	Erase Complete or erase block in Erase Suspend				
7	Data	'0'	Erase On-going	Indicates the P/E.C. status, check during Program or Erase, and on completion			
,	Polling	Program Complete or data of non erase block during Erase Suspend		before checking bits DQ5 for Program or Erase Success.			
		DQ	Program On-going				
		'-1-0-1-0-1-0-1-'	Erase or Program On-going	Successive reads output complementary			
6	Toggle Bit	DQ	Program Complete	data on DQ6 while Programming or Erase operations are on-going. DQ6 remains at			
O	Toggle Bit	'-1-1-1-1-1-1-1	Erase Complete or Erase Suspend on currently addressed block	constant level when P/E.C. operations are completed or Erase Suspend is acknowledged.			
5	Error Bit '1'		Program or Erase Error	This bit is set to '1' in the case of			
J	LIIOI BIL	,0,	Program or Erase On-going	Programming or Erase failure.			
4	Reserved						
3	Erase Time Bit	'1'	Erase Timeout Period Expired	P/E.C. Erase operation has started. Only possible command entry is Erase Suspend (ES).			
	Timo Bit	'O'	Erase Timeout Period On-going	An additional block to be erased in parallel can be entered to the P/E.C.			
2	'-1-0-1-0-1-' Toggle Bit		Chip Erase, Erase or Erase Suspend on the currently addressed block. Erase Error due to the currently addressed block (when DQ5 = '1'). Program during Erase Suspend on-going at the current address.	Indicates the erase status and allows to identify the erased block			
		Program on-going, Erase on-going on another block or Erase Complete					
		DQ	Erase Suspend read on non Erase Suspend block				
1	Reserved						
0	Reserved						

Notes: Logic level '1' is High, '0' is Low. -0-1-0-0-0-1-1-1-0- represent bit value in successive Read operations.

Table 10. Polling and Toggle Bits

Mode	DQ7	DQ6	DQ2
Program	DQ7	Toggle	1
Erase	0	Toggle	Note 1
Erase Suspend Read (in Erase Suspend block)	1	1	Toggle
Erase Suspend Read (outside Erase Suspend block)	DQ7	DQ6	DQ2
Erase Suspend Program (outside Erase Suspend block)	DQ7	Toggle	Toggle

Note: 1. Toggle if the address is within a block being erased.
'1' if the address is within a block not being erased.

Toggle Bit (DQ2). This toggle bit, together with DQ6, can be used to determine the device status during the Erase operations. It can also be used to identify the block being erased. During Erase or Erase Suspend a read from a block being erased will cause DQ2 to toggle. A read from a block not being erased will set DQ2 to '1' during erase and to DQ during Erase Suspend. During Chip Erase a read operation will cause DQ2 to toggle as all blocks are being erased. When the device is in Program mode during an Erase Suspend, a read from the address being programmed will cause DQ2 to toggle. DQ2 will be set to '1' during program operation and when erase is complete. After erase completion and if the error bit DQ5 is set to '1', DQ2 will toggle if the faulty block is addressed.

Error Bit (DQ5). This bit is set to '1' by the P/E.C. when there is a failure of programming, block erase, or chip erase that results in invalid data in the memory block. In case of an error in block erase or program, the block in which the error occured or to which the programmed data belongs, must be discarded. The DQ5 failure condition will also appear if a user tries to program a '1' to a location that is previously programmed to '0'. Other Blocks may still be used. The error bit resets after a Read/Reset (RD) instruction. In case of success of Program or Erase, the error bit will be set to '0'.

Erase Timer Bit (DQ3). This bit is set to '0' by the P/E.C. when the last block Erase command has been entered to the Command Interface and it is awaiting the Erase start. When the wait period is finished, after 80μs to 120μs, DQ3 returns to '1'.

Coded Cycles

The two Coded cycles unlock the Command Interface. They are followed by an input command or a confirmation command. The Coded cycles consist of writing the data AAh at address AAAAh in the Byte-wide configuration and at address 5555h in

the Word-wide configuration during the first cycle. During the second cycle the Coded cycles consist of writing the data 55h at address 5555h in the Byte-wide configuration and at address AAAAh in the Word-wide configuration. In the Byte-wide configuration the address lines A-1 to A14 are valid, in Word-wide A0 to A14 are valid, other address lines are 'don't care'. The Coded cycles happen on first and second cycles of the command write or on the fourth and fifth cycles.

Instructions

See Table 8.

Read/Reset (RD) Instruction. The Read/Reset instruction consists of one write cycle giving the command F0h. It can be optionally preceded by the two Coded cycles. Subsequentread operations will read the memory array addressed and output the data read. Await state of 10μs is necessary after Read/Reset prior to any valid read if the memory was in a Program or Erase mode when the RD instruction is given.

Auto Select (AS) Instruction. This instruction uses the two Coded cycles followed by one write cycle giving the command 90h to address AAAAh in the Byte-wide configuration or address 5555h in the Word-wide configuration for command set-up. A subsequent read will output the manufacturer code and the device code or the block protection status depending on the levels of A0, A1 and A6. The manufacturer code, 20h, is output when the addresses lines A0, A1 and A6 are Low, the device code, D5h for Top Boot, D6h for Bottom Boot is output when A0 is High with A1 and A6 Low.

The AS instruction also allows access to the block protection status. After giving the AS instruction, A0 and A6 are set to $V_{\rm IL}$ with A1 at $V_{\rm IH}$, while A12, A13, A14, A15, A16 and A17 define the address of the block to be verified. A read in these conditions will output a 01h if the block is protected and a 00h if the block is not protected.

Program (PG) Instruction. This instruction uses four write cycles. Both for Byte-wide configuration and for Word-wide configuration. The Program command A0h is written to address AAAAh in the Byte-wide configuration or to address 5555h in the Word-wide configuration on the third cycle after two Coded cycles. A fourth write operation latches the Address on the falling edge of \overline{W} or \overline{E} and the Data to be written on the rising edge and starts the P/E.C. Read operations output the Status Register bits after the programming has started. Memory programming is made only by writing '0' in place of '1'. Status bits DQ6 and DQ7 determine if programming is on-going and DQ5 allows verification of any possible error. Programming at an address not in blocks being erased is also possible during erase suspend. In this case, DQ2 will toggle at the address being programmed.

Table 11. AC Measurement Conditions

	SRAM Interface Levels	EPROM Interface Levels
Input Rise and Fall Times	≤ 10ns	≤ 10ns
Input Pulse Voltages	0 to 3V	0.45V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 4. AC Testing Input Output Waveform




Figure 5. AC Testing Load Circuit




Table 12. Capacitance (1) $(T_A = 25 \text{ °C}, f = 1 \text{ MHz})$

Symbol	Parameter	Test Condition	Min	Max	Unit
CIN	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		12	pF

Note: 1. Sampled only, not 100% tested.

Block Erase (BE) Instruction. This instruction uses a minimum of six write cycles. The Erase Set-up command 80h is written to address AAAAh in the Byte-wide configuration or address 5555h in the Word-wide configuration on third cycle after the two Coded cycles. The Block Erase Confirm command 30h is similarly written on the sixth cycle after another two Coded cycles. During the input of the second command an address within the block to be erased is given and latched into the memory. Additional block Erase Confirm commands and block addresses can be written subsequently to erase other blocks in parallel, without further Coded cycles. The erase will start after an erase timeout period of 80µs. Thus, additional Erase Confirm

commands for other blocks must be given within this delay. The input of a new Erase Confirm command will restart the timeout period. The status of the internal timer can be monitored through the level of DQ3, if DQ3 is '0' the Block Erase Command has been given and the timeout is running, if DQ3 is '1', the timeout has expired and the P/E.C. is erasing the Block(s). If the second command given is not an erase confirm or if the Coded cycles are wrong, the instruction aborts, and the device is reset to Read Array. It is not necessary to program the block with 00h as the P/E.C. will do this automatically before to erasing to FFh. Read operations after the sixth rising edge of \overline{W} or \overline{E} output the status register status bits.

Table 13. DC Characteristics ($T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C}; V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μА
lLO	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±1	μΑ
lcc ₁	Supply Current (Read) TTL Byte	$\overline{E} = V_{IL}, \overline{G} = V_{IH}, f = 6MHz$		40	mA
lcc ₁	Supply Current (Read) TTL Word	$\overline{E} = V_{IL}, \overline{G} = V_{IH}, f = 6MHz$		50	mA
lcc2	Supply Current (Standby) TTL	E = V _{IH}		1	mA
lcc3	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		100	μА
lcc4	Supply Current (Program or Erase)	Byte program, Block or Chip Erase in progress		60	mA
V _{IL}	Input Low Voltage		-0.5	0.8	٧
V _{IH}	Input High Voltage		2	V _{CC} + 0.5	٧
V _{OL}	Output Low Voltage	I _{OL} = 12mA		0.45	٧
	Output High Voltage TTL	l _{OH} = -2.5mA	2.4		٧
V _{OH}	Output High Voltage CMOS	l _{OH} = -100μA	V _{CC} -0.4V		٧
	Output Flight Voltage OlviOo	l _{OH} = -2.5mA	0.85 V _{CC}		٧
V _{ID}	A9 Voltage (Electronic Signature)		10.0	11.0	٧
I _{ID}	A9 Current (Electronic Signature)	A9 = V _{ID}		50	μА
V _{LKO}	Supply Voltage (Erase and Program lock-out)		3.2	4.2	V

During the execution of the erase by the P/E.C., the memory accepts only the Erase Suspend ES and Read/Reset RD instructions. Data Polling bit DQ7 returns '0' while the erasure is in progress and '1' when it has completed. The Toggle bit DQ2 and DQ6 toggle during the erase operation. They stop when erase is completed. After completion the Status Register bit DQ5 returns '1' if there has been an erase failure. In such a situation, the Toggle bit DQ2 can be used to determine which block is not correctly erased. In the case of erase failure, a Read/Reset RD instruction is necessary in order to reset the P/E.C.

Chip Erase (CE) Instruction. This instruction uses six write cycles. The Erase Set-up command 80h is written to address AAAAh in the Byte-wide configuration or the address 5555h in the Word-wide

configuration on the third cycle after the two Coded cycles. The Chip Erase Confirm command 10h is similarly written on the sixth cycle after another two Coded cycles. If the second command given is not an erase confirm or if the Coded cycles are wrong, the instruction aborts and the device is reset to Read Array. It is not necessary to program the array with 00h first as the P/E.C. will automatically do this before erasing it to FFh. Read operations after the sixth rising edge of \overline{W} or \overline{E} output the Status Register bits. During the execution of the erase by the P/E.C., Data Polling bit DQ7 returns '0', then '1' on completion. The Toggle bits DQ2 and DQ6 toggle during erase operation and stop when erase is completed. After completion the Status Register bit DQ5 returns '1' if there has been an Erase Failure.

Table 14A. Read AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C})$

				M2	9F400T	/ M29F40	00B	
				-7	70	-6	90	
Symbol	Alt	Parameter	Test Condition	V _{CC} = 5V ± 5% SRAM Interface		V _{CC} = 5	V ± 10%	Unit
						EPROM Interface		
				Min	Max	Min	Max	
tavav	trc	Address Valid to Next Address Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	70		90		ns
t _{AVQV}	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		70		90	ns
t _{ELQX} (1)	t _{LZ}	Chip Enable Low to Output Transition	G = V _{IL}	0		0		ns
t _{ELQV} (2)	tce	Chip Enable Low to Output Valid	G = V _{IL}		70		90	ns
t _{GLQX} (1)	toLZ	Output Enable Low to Output Transition	E = VL	0		0		ns
t _{GLQV} (2)	toE	Output Enable Low to Output Valid	E = V _{IL}		30		35	ns
t _{EHQX}	tон	Chip Enable High to Output Transition	G = V _{IL}	0		0		ns
t _{EHQZ} (1)	t _{HZ}	Chip Enable High to Output Hi-Z	G = V _{IL}		20		20	ns
t _{GHQX}	tон	Output Enable High to Output Transition	E = VL	0		0		ns
t _{GHQZ} (1)	t _{DF}	Output Enable High to Output Hi-Z	E = V _{IL}		20		20	ns
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		ns
tplyH (1,3)	tREADY	RP Low to Read Mode			10		10	μs
t _{PHEL}		RP High to Chip Enable Low		50		50		ns
t _{PLPX}	t _{RP}	RP Pulse Width		500		500		ns
t _{ELBL} t _{ELBH}		Chip Enable to BYTE Switching Low or High			5		5	ns
t _{BLQZ}		BYTE Switching Low to Output High Z			20		30	ns

Notes: 1. Sampled only, not 100% tested.

G may be delayed by up to t_{ELQV} - t_{GLQV} after the falling edge of E without increasing t_{ELQV}.
 To be considered only if the Reset pulse is given while the memory is in Write mode.

Erase Suspend (ES) Instruction. The Block Erase operation may be suspended by this instruction which consists of writing the command B0h without any specific address. No Coded cycles are required. It permits reading of data from another block and programming in another block while an erase operation is in progress. Erase suspend is accepted only during the Block Erase instruction execution. Writing this command during Erase timeout will, in addition to suspending the erase, terminate the timeout. The Toggle bit DQ6 stops toggling when the P/E.C. is suspended. The Toggle bits will stop toggling between 0.1 µs and 15 µs after the Erase Suspend (ES) command has been written. The device will then automatically be set to Read Memory Array mode. When erase is suspended, a Read from blocks being erased will output DQ2 toggling and DQ6 at '1'. A Read from a block not being erased returns valid data. During suspension the memory will respond only to the Erase Resume ER and the Program PG instructions. A Program operation can be initiated during

Table 14B. Read AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C})$

				M2	9F400T	/ M29F40	10B	
				-1	20	-1	50	
Symbol	Alt	Parameter	Test Condition	V _{CC} = 5	V ± 10%	V _{CC} = 5	V ± 10%	Unit
				EPF Inter	OM face	EPR Inter	OM face	
				Min	Max	Min	Max	
tavav	tRC	Address Valid to Next Address Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	120		150		ns
tavqv	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		120		150	ns
t _{ELQX} (1)	t _{LZ}	Chip Enable Low to Output Transition	G = V _L	0		0		ns
t _{ELQV} (2)	tce	Chip Enable Low to Output Valid	G = V _L		120		150	ns
t _{GLQX} (1)	t _{OLZ}	Output Enable Low to Output Transition	E = VIL	0		0		ns
t _{GLQV} (2)	toE	Output Enable Low to Output Valid	E = V _{IL}		50		55	ns
t _{EHQX}	tон	Chip Enable High to Output Transition	G = V _{IL}	0		0		ns
t _{EHQZ} (1)	t _{HZ}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{\mathbb{L}}$		30		35	ns
t _{GHQX}	t _{OH}	Output Enable High to Output Transition	E = V _{IL}	0		0		ns
t _{GHQZ} (1)	t _{DF}	Output Enable High to Output Hi-Z	E = V _L		30		35	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		ns
t _{PLYH} (1,3)	tready	RP Low to Read Mode			10		10	μs
t _{PHEL}		RP High to Chip Enable Low		50		50		ns
t _{PLPX}	t _{RP}	RP Pulse Width		500		500		ns
t _{ELBL} t _{ELBH}		Chip Enable to BYTE Switching Low or High			5		5	ns
t _{BLQZ}		BYTE Switching Low to Output High Z			30		30	ns

Notes: 1. Sampled only, not 100% tested.
2. G may be delayed by up to t_{ELQV} - t_{GLQV} after the falling edge of E without increasing t_{ELQV}.
3. To be considered only if the Reset pulse is given while the memory is in Write mode.

erase suspend in one of the blocks not being erased. It will result in both DQ2 and DQ6 toggling when the data is being programmed. A Read/Reset command will definitively abort erasure and result in invalid data in the blocks being erased.

Erase Resume (ER) Instruction. If an Erase Suspend instruction was previously executed, the erase operation may be resumed by giving the command 30h, at any address, and without any Coded cycles.

Figure 6. Read Mode AC Waveforms




Table 15A. Write AC Characteristics, Write Enable Controlled

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C})$

			ı	129F400T	/M29F400I	В	
			-7	70	-9	0	Unit
Symbol	Alt	Parameter	V _{CC} = 5	5V ± 5%	V _{CC} = 5	/ ± 10%	
			SRAM Interface		EPROM Interface		
			Min	Max	Min	Max	
t _{AVAV}	twc	Address Valid to Next Address Valid	70		90		ns
t _{ELWL}	tcs	Chip Enable Low to Write Enable Low	0		0		ns
t _{WLWH}	twp	Write Enable Low to Write Enable High	35		45		ns
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	30		45		ns
twndx	t _{DH}	Write Enable High to Input Transition	0		0		ns
twhen	tcH	Write Enable High to Chip Enable High	0		0		ns
twhwL	twph	Write Enable High to Write Enable Low	20		20		ns
t _{AVWL}	t _{AS}	Address Valid to Write Enable Low	0		0		ns
twlax	t _{AH}	Write Enable Low to Address Transition	45		45		ns
t _{GHWL}		Output Enable High to Write Enable Low	0		0		ns
tvcheL	tvcs	V _{CC} High to Chip Enable Low	50		50		μs
twHGL	toeh	Write Enable High to Output Enable Low	0		0		ns
t _{PHPHH} (1,2)	t _{VIDR}	RP Rise Time to V _{ID}	500		500		ns
t _{PLPX}	t _{RP}	RP Pulse Width	500		500		ns
twhRL (1)	tBUSY	Program Erase Valid to RB Delay	30		35		ns

Notes: 1. Sample only, not 100% tested.
2. This timing is for Temporary Block Unprotection operation.

POWER SUPPLY

Power Up

The memory Command Interface is reset on power up to Read Array. Either \overline{E} or \overline{W} must be tied to V_{H} during Power Up to allow maximum security and the possibility to write a command on the first rising edge of \overline{E} and \overline{W} . Any write cycle initiation is blocked when Vcc is below VLKO.

Supply Rails

Normal precautions must be taken for supply voltage decoupling; each device in a system should have the Vcc rail decoupled with a 0.1µF capacitor close to the Vcc and Vss pins. The PCB trace widths should be sufficient to carry the Vcc program and erase currents required.

Table 15B. Write AC Characteristics, Write Enable Controlled ($T_A=0\ to\ 70^{\circ}C, -40\ to\ 85^{\circ}C\ or\ -40\ to\ 125^{\circ}C)$

			N	/129F400T	M29F400	В	
			-1	20	-150		Unit
Symbol	Alt	Parameter	V _{CC} = 5V ± 10% EPROM Interface		V _{CC} = 5	V ± 10%	
					EPROM Interface		
			Min	Max	Min	Max	
t _{AVAV}	twc	Address Valid to Next Address Valid	120		150		ns
t_{ELWL}	tcs	Chip Enable Low to Write Enable Low	0		0		ns
twLwH	twp	Write Enable Low to Write Enable High	50		50		ns
t _{DVWH}	t _{DS}	Input Valid to Write Enable High	50		50		ns
twHDX	t _{DH}	Write Enable High to Input Transition	0		0		ns
twheh	tcH	Write Enable High to Chip Enable High	0		0		ns
t _{WHWL}	twph	Write Enable High to Write Enable Low	20		20		ns
t _{AVWL}	t _{AS}	Address Valid to Write Enable Low	0		0		ns
twLAX	t _{AH}	Write Enable Low to Address Transition	50		50		ns
t _{GHWL}		Output Enable High to Write Enable Low	0		0		ns
t _{VCHEL}	tvcs	V _{CC} High to Chip Enable Low	50		50		μs
twHGL	toeh	Write Enable High to Output Enable Low	0		0		ns
t _{PHPHH} (1,2)	t _{VIDR}	RP Rise Time to V _{ID}	500		500		ns
t _{PLPX}	t _{RP}	RP Pulse Width	500		500		ns
t _{WHRL} (1)	t _{BUSY}	Program Erase Valid to RB Delay	50		55		ns

Notes: 1. Sample only, not 100% tested.
2. This timing is for Temporary Block Unprotection operation.

tAVAV -A0-A17/ VALID A-1 - tWLAX tAVWL tWHEH-Ē tELWL tWHGL G tGHWL tWLWH - $\overline{\mathsf{w}}$ tWHWL tDVWH -+ tWHDX DQ0-DQ7/ DQ8-DQ14 VALID V_{CC} tVCHEL - $\overline{\text{RB}}$ tWHRL + Al01869C

Figure 7. Write AC Waveforms, W Controlled

Note: Address are latched on the falling edge of \overline{W} , Data is latched on the rising edge of \overline{W} .

Table 16A. Write AC Characteristics, Chip Enable Controlled ($T_A=0\ to\ 70^{\circ}C,\ -40\ to\ 85^{\circ}C\ or\ -40\ to\ 125^{\circ}C)$

			N	129F400T	/ M29F400	B	Unit
			-7	70	-9) 0	
Symbol	Alt	Parameter	V _{CC} = {	5 V ± 5%	V _{CC} = 5	V ± 10%	
				SRAM Interface		EPROM Interface	
			Min	Max	Min	Max	
t _{AVAV}	twc	Address Valid to Next Address Valid	70		90		ns
t _{WLEL}	tws	Write Enable Low to Chip Enable Low	0		0		ns
t _{ELEH}	tcp	Chip Enable Low to Chip Enable High	35		45		ns
t _{DVEH}	t _{DS}	Input Valid to Chip Enable High	30		45		ns
t _{EHDX}	t _{DH}	Chip Enable High to Input Transition	0		O		ns
tehwh	twH	Chip Enable High to Write Enable High	0		o		ns
t _{EHEL}	tcph	Chip Enable High to Chip Enable Low	20		20		ns
t _{AVEL}	t _{AS}	Address Valid to Chip Enable Low	0		0		ns
t _{ELAX}	t _{AH}	Chip Enable Low to Address Transition	45		45		ns
t _{GHEL}		Output Enable High Chip Enable Low	0		0		ns
t _{VCHWL}	tvcs	V _{CC} High to Write Enable Low	50		50		μs
t _{EHGL}	toeh	Chip Enable High to Output Enable Low	0		0		ns
t _{PHPHH} (1,2)	tviDR	RP Rise TIme to V _{ID}	500		500		ns
t _{PLPX} (1)	t _{RP}	RP Pulse Width	500		500		ns
tehrl	tBUSY	Program Erase Valid to RB Delay	30		35		ns

Notes: 1. Sample only, not 100% tested.
2. This timing is for Temporary Block Unprotection operation.

Table 16B. Write AC Characteristics, Chip Enable Controlled ($T_A=0\ to\ 70^{\circ}C,\ -40\ to\ 85^{\circ}C\ or\ -40\ to\ 125^{\circ}C)$

			M	29F400T	/ M29F400	В	
			-120 V _{CC} = 5V ± 10%		-1:	50	Unit
Symbol	Alt	Parameter			V _{CC} = 5	V ± 10%	
				ROM face	EPROM Interface		
			Min	Max	Min	Max	
t _{AVAV}	twc	Address Valid to Next Address Valid	120		150		ns
t _{WLEL}	tws	Write Enable Low to Chip Enable Low	0		0		ns
teleh	t _{CP}	Chip Enable Low to Chip Enable High	50		50		ns
t _{DVEH}	t _{DS}	Input Valid to Chip Enable High	50		50		ns
tendx	t _{DH}	Chip Enable High to Input Transition	0		0		ns
tehwh	twH	Chip Enable High to Write Enable High	0		0		ns
tehel	tcph	Chip Enable High to Chip Enable Low	20		20		ns
t _{AVEL}	t _{AS}	Address Valid to Chip Enable Low	0		0		ns
t _{ELAX}	t _{AH}	Chip Enable Low to Address Transition	50		50		ns
t _{GHEL}		Output Enable High Chip Enable Low	0		0		ns
t _{VCHWL}	tvcs	V _{CC} High to Write Enable Low	50		50		μs
t _{EHGL}	toen	Chip Enable High to Output Enable Low	0		0		ns
t _{PHPHH} (1,2)	t _{VIDR}	RP Rise TIme to V _{ID}	500		500		ns
t _{PLPX} (1)	t _{RP}	RP Pulse Width	500		500		ns
tehrl	t _{BUSY}	Program Erase Valid to RB Delay	50		55		ns

Notes: 1. Sample only, not 100% tested.
2. This timing is for Temporary Block Unprotection operation.




Figure 8. Write AC Waveforms, E Controlled

Note: Address are latched on the falling edge of \overline{E} , Data is latched on the rising edge of \overline{E} .




Figure 9. Read and Write AC Characteristics, RP Related

Table 17A. Data Polling and Toggle Bit AC Characteristics $^{(1)}$ $(T_A=0\ to\ 70^{\circ}C,\ -40\ to\ 85^{\circ}C\ or\ -40\ to\ 125^{\circ}C)$

			I.	/129F400T	/ M29F400	В	Unit
			-7	70	-9	90	
Symbol	Alt	Parameter	V _{CC} = 5	5V ± 5%	V _{CC} = 5	V ± 10%	
				AM face		ROM face	
			Min	Max	Min	Max	
t _{WHQ7V1}		Write Enab <u>le</u> High to DQ7 Valid (Program, W Controlled)	10		10		μs
t _{WHQ7V2}		Write Enable <u>Hig</u> h to DQ7 Valid (Chip Erase, W Controlled)	1.5	30	1.5	30	sec
t _{EHQ7V1}		Chip Enable High to DQ7 Valid (Program, E Controlled)	10		10		μs
t _{EHQ7V2}		Chip Enable <u>High</u> to DQ7 Valid (Chip Erase, E Controlled)	1.5	30	1.5	30	sec
tazvav		Q7 Valid to Output Valid (Data Polling)		30		35	ns
twHQV1		Write Enable High to Output Valid (Program)	10		10		μs
t _{WHQV2}		Write Enable High to Output Valid (Chip Erase)	1.5	30	1.5	30	sec
t _{EHQV1}		Chip Enable High to Output Valid (Program)	10		10		μs
t _{EHQV2}		Chip Enable High to Output Valid (Chip Erase)	1.5	30	1.5	30	sec

Note: 1. All other timings are defined in Read AC Characteristics table.

Table 17B. Data Polling and Toggle Bit AC Characteristics $^{(1)}$ (T_A = 0 to 70°C, -40 to 85°C or -40 to 125°C)

			N	/129F400T	/M29F400I	В	
			-120		-1:	50	Unit
Symbol	Alt	Parameter	V _{CC} = 5	V ± 10%	V _{CC} = 5	V ± 10%	
			EPROM Interface		EPROM Interface		
			Min	Max	Min	Max	
twHQ7V1		Write Enab <u>le</u> High to DQ7 Valid (Program, W Controlled)	10		10		ms
t _{WHQ7V2}		Write Enable <u>H</u> igh to DQ7 Valid (Chip Erase, W Controlled)	1.5	30	1.5	30	sec
t _{EHQ7V1}		Chip Enab <u>le</u> High to DQ7 Valid (Program, E Controlled)	10		10		μs
t _{EHQ7V2}		Chip Enable High to DQ7 Valid (Chip Erase, E Controlled)	1.5	30	1.5	30	sec
t _{Q7VQV}		Q7 Valid to Output Valid (Data Polling)		50		55	ns
t _{WHQV1}		Write Enable High to Output Valid (Program)	10		10		μs
t _{WHQV2}		Write Enable High to Output Valid (Chip Erase)	1.5	30	1.5	30	sec
tehqv1		Chip Enable High to Output Valid (Program)	10		10		μs
t _{EHQV2}		Chip Enable High to Output Valid (Chip Erase)	1.5	30	1.5	30	sec

Note: 1. All other timings are defined in Read AC Characteristics table.

Figure 10. Data Polling DQ7 AC Waveforms A01872B MEMORY — ARRAY READ CYCLE VALID VALID DATA OUTPUT VALID -ADDRESS (WITHIN BLOCKS) DATA POLLING (LAST) CYCLE ta7vav 🕂 IGNORE DQ7 tGLQV ↑ TELQV TWHQ7V tEHQ7V tAVQV. P.A—DATA POLLING—P.A READ CYCLES ► LAST WRITE - CYCLE OF PROGRAM OR ERASE INSTRUCTION DQ0-DQ6/ DQ8-DQ14 A0-A17/ A-1 DQ7 ı≥ lш Iσ

Figure 11. Data Polling Flowchart




Figure 12. Data Toggle Flowchart




Table 18. Program, Erase Times and Program, Erase Endurance Cycles (TA = 0 to 70°C; VCC = 5V \pm 10% or 5V \pm 5%)

Parameter	M29	F400T / M29F4	400B	Unit
i arameter	Min	Тур	Max	Ome
Chip Program (Byte)		8.5		sec
Chip Erase (Preprogrammed)		2.5	30	sec
Chip Erase		8.5		sec
Block Erase (Preprogrammed)		1	30	sec
Block Erase	1	1.5	30	sec
Byte Program	10	16	1200	μs
Word Program	10	16	2400	μs
Program/Erase Cycles (per Block)	100,000			cycles

AI01874B VALID - MEMORY ARRAY READ CYCLE telov TGLQV VALID tAVQV STOP TOGGLE DATA TOGGLE -READ CYCLE TWHQV -IGNORE tEHQV. — DATA — TOGGLE READ CYCLE Note: All other timings are as a normal Read cycle. ↑ LAST WRITE ↑

CYCLE OF
PROGRAM
OF ERASE
INSTRUCTION DQ0-DQ1,DQ3-DQ5,DQ7/ DQ8-DQ14 DQ6,DQ2 A0-A17/ A-1 إ≀ lш Iσ

Figure 13. Data Toggle DQ6, DQ2 AC Waveforms





Figure 14. Block Protection Flowchart

START PROTECT ALL BLOCKS n = 0Set-up $\overline{W} = V_{IH}$ Ē, G, A9 = V_{ID} Wait 4μs $\overline{W} = V_{IL}$ Wait 10ms Unprotect $\overline{W} = V_{IH}$ \overline{E} , $\overline{G} = V_{IH}$ Verify Wait 4µs VERIFY BLOCK UNPROTECTION $A0 = V_{IL}$, A1, $A6 = V_{IH}$ and $A9 = V_{ID}$ A12, A13, A14, A15, A16, A17 DEFINED BLOCK NEXT BLOCK NO YES NO 1000 BLK. FAIL PASS Al01876B

Figure 15. All Blocks Unprotecting Flowchart

ORDERING INFORMATION SCHEME




Devices are shipped from the factory with the memory content erased (to FFh).

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

TSOP48 Normal Pinout - 48 lead Plastic Thin Small Outline, 12 x 20mm

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
Α			1.20			0.047
A 1		0.05	0.15		0.002	0.006
A2		0.95	1.05		0.037	0.041
В		0.17	0.27		0.007	0.011
С		0.10	0.21		0.004	0.008
D		19.80	20.20		0.780	0.795
D1		18.30	18.50		0.720	0.728
Е		11.90	12.10		0.469	0.476
е	0.50	_	-	0.020	-	_
٦		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
N	48			48		
СР			0.10			0.004

TSOP48




Drawing is not to scale.

TSOP48 Reverse Pinout - 48 lead Plastic Thin Small Outline, 12 x 20mm

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
Α			1.20			0.047
A 1		0.05	0.15		0.002	0.006
A2		0.95	1.05		0.037	0.041
В		0.17	0.27		0.007	0.011
С		0.10	0.21		0.004	0.008
D		19.80	20.20		0.780	0.795
D1		18.30	18.50		0.720	0.728
E		11.90	12.10		0.469	0.476
е	0.50	_	-	0.020	_	_
L		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
N	48			48		
СР			0.10			0.004

TSOP48




Drawing is not to scale.

SO44 - 44 lead Plastic Small Outline, 525 mils body width

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
Α		2.42	2.62		0.095	0.103	
A 1		0.22	0.23		0.009	0.010	
A2		2.25	2.35		0.089	0.093	
В			0.50			0.020	
С		0.10	0.25		0.004	0.010	
D		28.10	28.30		1.106	1.114	
E		13.20	13.40		0.520	0.528	
е	1.27			0.050			
Н		15.90	16.10		0.626	0.634	
L	0.80			0.031			
α	3°			3°			
N	44			44			
CP			0.10			0.004	

SO44



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1997 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

