




T74LS290
T74LS293
LS290-DECADE COUNTER
LS293-4-BIT BINARY COUNTER

T-45-23-13

- CORNER POWER PIN VERSION OF THE LS90 AND LS93
- LOW POWER CONSUMPTION... TYPICALLY 45mW
- HIGH COUNT RATES... TYPICALLY 50MHz
- CHOICE OF COUNTING MODES... BCD, BIQUINARY, BINARY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

DESCRIPTION

The T74LS290 and T74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divided-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to \bar{CP}) to form BCD, Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS90 also has a 2-input gated Master Set (Preset 9).



**PIN CONNECTION (top view)****DUAL IN LINE****LS293**

PIN NAMES

$\overline{CP_0}$	CLOCK (active LOW going edge) INPUT TO + 2 SECTION
$\overline{CP_1}$	CLOCK (active LOW going edge) INPUT TO + 5 SECTION (LS290)
$\overline{CP_1}$	CLOCK (active LOW going edge) INPUT TO + 8 SECTION (LS293)
MR_1, MR_2 MR_1, MR_2	MASTER RESET (clear) INPUTS MASTER RESET (preset-9) LS290) INPUTS
Q_0 Q_1, Q_2, Q_3	OUTPUT FROM - 2 SECTION OUTPUTS FROM - 5 & - 8 SECTIONS

42E D 7929237 0033575 3 S6TH

CHIP CARRIER



NC = No Internal Connection

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	- 0.5 to 7	V
V_I	Input Voltage, for \overline{CP}	- 0.5 to 5.5	V
V_O	Output Voltage, Applied to Output	- 0.5 to 10	V
I_I	Input Current, into Inputs	- 30 to 5	mA
I_O	Output Current, into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGE

Part Numbers	Supply Voltage			Temperature
	Min.	Typ.	Max.	
T74LS290/293XX	4.75 V	5.0 V	5.25 V	0 °C to + 70 °C


XX = package type.

LOGIC DIAGRAMS


42E D 7929237 0033576 5 SGTH

T-45-23-13

LS290




LS293



V_{cc} = Pin 14
 GND = Pin 7
 () = Pin numbers

LOGIC SYMBOL

42E D 7929237 0033577 7 SGTH



FUNCTIONAL DESCRIPTION

The LS290 and LS293 are 4-bit ripple Decade, and 4-bit Binary counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and divide-by-five (LS290) or divide-by-eight (LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q₀ output of each device is designed and specified to drive the rated fan-out plus the CP₁ input of device.

A gated AND asynchronous Master Reset (MR₁.MS₂) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous master Set (MS₁.MS₂) is provided on the LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes :

LS290

A. BCD Decade (8421) Counter-the CP₁ input must be externally connected to the Q₀ output. The CP₀ input receives the incoming count and BCD count sequence is produced.

- B. Symmetric Bi-quinary Divide-By-Ten Counter -The Q₃ output must be externally connected to the CP₀ input. The input count is then applied to the CP₁ input and a divide-by-ten square is obtained at output Q₀.
- C. Divide-By-Two and Divide-By-Five Counter-No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two functions (CP₀ as the input and Q₀ as the output). The CP₁ input is used to obtain binary divide-by-five operation at the Q₃ output.

LS293

- A. 4-Bit Ripple Counter-The output Q₀ must be externally connected to input CP₁. The input count pulses are applied to input CP₀. Simultaneous division of 2, 4, 8, and 16 are performed at the Q₀, Q₁, Q₂, and Q₃ outputs as shown in the truth table.
- B. 3-Bit Ripple Counter-The input count pulses are applied to input CP₁. Simultaneous frequency divisions of 2, 4, and 8 are available at the Q₀, Q₁, Q₂, and Q₃ outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

BCD COUNT SEQUENCE LS290

Count	Output			
	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

Note : Output Q₀ is Connected to Input CP1 for BCD Count.

MODE SELECTION LS290

Reset/Set Inputs				Outputs			
MR ₁	MR ₂	MS ₁	MS ₂	Q ₀	Q ₁	Q ₂	Q ₃
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
L	X	L	X	L	X	L	H
X	L	X	L	Count	Count	Count	Count
L	X	X	L	Count	Count	Count	Count
X	L	L	X	Count	Count	Count	Count

TRUTH TABLE LS293

Count	Output			
	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H
10	L	H	L	H
11	H	H	L	H
12	L	L	H	H
13	H	L	H	H
14	L	H	H	H
15	H	H	H	H

Note : Output Q₀ is Connected to Input CP1.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

MODE SELECTION LS293

Reset Inputs		Outputs			
MR ₁	MR ₂	Q ₀	Q ₁	Q ₂	Q ₃
H	H	L	L	L	L
L	H	Count	Count	Count	Count
H	L	Count	Count	Count	Count
L	L	Count	Count	Count	Count

T74LS290/T74LS293

42E D ■ 7929237 0033579 0 ■ SGTH ■

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter	Limits			Test Condition (note 1)	Unit
		Min.	Typ. (*)	Max.		
V_{IH}	Input HIGH Voltage	2.0			Guaranteed Input HIGH Voltage for All Inputs	V
V_{IL}	Input LOW Voltage			0.8	Guaranteed Input LOW Voltage for All Inputs	V
V_{CD}	Input Clamp Diode Voltage		- 0.65	- 1.5	$V_{CC} = \text{MIN}, I_{IN} = -18 \mu\text{A}$	V
V_{OH}	Output HIGH Voltage	2.7	3.4		$V_{CC} = \text{MIN}, I_{OH} = -400 \mu\text{A}$ $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	V
V_{OL}	Output LOW Voltage		0.25	0.4	$I_{OL} = 4.0 \text{ mA}$	V
			0.35	0.5	$I_{OL} = 8.0 \text{ mA}$	V
I_{IH}	Input HIGH Current MS, MR \overline{CP}_0 \overline{CP}_1 (LS290) \overline{CP}_1 (LS293)			20 40 80 40	$V_{CC} = \text{MAX}, V_{IN} = 2.7 \text{ V}$	μA
	MS, MR \overline{CP}_0 \overline{CP}_1 (LS290) \overline{CP}_1 (LS293)			0.1 0.2 0.4 0.2	$V_{CC} = \text{MAX}, V_{IN} = 5.5 \text{ V}$	mA
	Input LOW Current MS, MR \overline{CP}_0 \overline{CP}_1 (LS290) \overline{CP}_1 (LS293)			- 0.4 - 2.4 - 3.2 - 1.6	$V_{CC} = \text{MAX}, V_{IN} = 0.4 \text{ V}$	mA
I_{OS}	Output Short Circuit Current (note 2)	- 20			$V_{CC} = \text{MAX}, V_{OUT} = 0 \text{ V}$	mA
I_{CC}	Power Supply Current		9	15	$V_{CC} = \text{MAX}$	mA

Notes : 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
 2. Not more than one output should be shorted at a time.

(*) Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$.AC SET-UP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$


Symbol	Parameter	Limits				Note	Units		
		LS290		LS293					
		Min.	Max.	Min.	Max.				
t_w	\overline{CP}_0 Pulse Width	15		15		Fig. 1	ns		
t_w	\overline{CP}_1 Pulse Width	30		30		Fig. 1			
t_w	MR Pulse Width	30		30		Fig. 2			
t_w	MS Pulse Width	30				Fig. 2, 3			
t_{rec}	Recovery Time MR to \overline{CP}	25		25		Fig. 2			
t_{rec}	Recovery Time MS to \overline{CP}	25				Fig. 2, 3			

RECOVERY TIME (t_{rec}) - is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH to LOW in order to recognize and transfer HIGH data to Q output

Symbol	Parameter	Limits				Test Conditions	Unit		
		LS290		LS293					
		Min.	Max.	Min.	Max.				
f_{MAX}	\overline{CP}_0 Input Count Frequency	32		32		Fig. 1	MHz		
f_{MAX}	\overline{CP}_1 Input Count Frequency	16		16		Fig. 1	MHz		
t_{PLH}	Propagation Delay, \overline{CP}_0 Input to Q_0 Output		16		16	Fig. 1	ns		
t_{PHL}	Propagation Delay, \overline{CP}_1 Input to Q_1 Output		18		18		ns		
t_{PLH}	Propagation Delay, \overline{CP}_1 Input to Q_2 Output		21		21		ns		
t_{PHL}	Propagation Delay, \overline{CP}_1 Input to Q_3 Output		35		35		ns		
t_{PLH}	Propagation Delay, CP_0 Input to Q_3 Output		32		51		ns		
t_{PHL}	Propagation Delay, CP_0 Input to Q_3 Output		35		51		ns		
t_{PLH}	MS Input to Q_0 and Q_3 Outputs		48		70		ns		
t_{PHL}	MS Input to Q_1 and Q_2 Outputs		50		70		ns		
t_{PHL}	MR Input to any Output	40		40		Fig. 2	ns		

AC WAVEFORMS

Figure 1.



* The number of the Clock Pulse Required between the t_{PHL} and t_{PLH} measurements can be determined from the Truth Table.

Figure 2.

42E D ■ 7929237 0033581 ♦ ■ SGTH




Figure 3.

