TENTATIVE DATA TC58F1001P/F 131,072WORD x 8BIT CMOS FLASH E² PROM

DESCRIPTION

The TC58F1001P/F is a 1,048,576 bits, Flash Electrically Erasable and Programmable Read Only Memory (FE2PROM) organized as 131,072 words by 8 bits. The TC58F1001P/F is fabricated by using advanced CMOS technology which provides the high speed and low power features with access times of 150ns/200ns, an operating current of 30mA at 6.7 MHz and a standby current of 100µA.

The TC58F1001P/F features a command control mode and an EPROM compatible mode for programming and erasing. The command control mode is used for in-system programming controlled by the MPU timing. A specific software sequence must be executed to enable the program, program-verify, chip-erase, block-erase, erase-verify, signature-read and mode reset operations. The EPROM compatible mode is used for programming and erasing with a conventional EPROM programmer. The programming time is 14-seconds and the erasing time is only 1-second. The TC58F1001P/F is also provided with a block-erase feature. The programming time of 1 block (4K byte) is only 0.5-second.

The TC58F1001P/F has a JEDEC standard pinout configuration and is packaged in either a 32-pin plastic DIP, 32-pin flat package (SOP).

FEATURES

Access time : 150ns/200ns

Power dissipation

Operating : 30mA Standby : 100uA

Standby : 100

Erase/Write endurance

100 cycles 10,000 cycles (Option)

• High-speed programming

14 second / chip 0.5 second / block Electrically erasing mode

Chip erase 1 second
Block erase 1 second
(Block size : 4K Byte × 32 blocks)

Package type

TC58F1001P : DIP32-P-600 TC58F1001F : SOP32-P-525

Program/Erase mode
 Command control mode
 EPROM compatible mode

PIN CONNECTION (TOP VIEW)


Vpp 0 1 A16 0 2 A15 0 3 A12 0 4 A7 0 5 A6 0 6 A5 0 7 A4 0 8 A3 0 9 A2 0 10 A1 0 11 A0 0 12 D0 0 13 D1 0 14 D2 0 15	32 p Vcc 31 p WE 30 p N.C. 29 p A14 28 p A13 27 p A8 26 p A9 25 p A11 24 p OE 23 p A10
A6 🛭 6	
A5 c 7	
A4 48	25 b A11
A3 d 9	
A2 d 10	
A1 c 11	22 Þ CE
A0 c 12	21 5 07
D0 c 13	20þ D6
D1 d 14	19 b D5
D2 c 15	18 D4
GNDc 16	17 b D3

PIN NAMES

	
A0~16	Address input
D0~7	Data input/output
CE	Chip Enable
<u>OE</u>	Output Enable
WE	Write Enable/EPROM mode switch
N.C.	No connection
V _{PP}	Program and Erase Power Supply
Vcc	Power Supply
GND	Ground

For more information regarding the availability of this product, please contact your local Toshiba sales office.

BLOCK DIAGRAM



OPERATING MODE

<Command Control Mode>

① WE Control

	MODE	WE	Œ	ŌĒ	V _{PP}	V _{CC}	D0~7	Power	
	Read	Н	L	L			Data Output		
Read	Output Deselect	*	*	н	0V~V _{CC} or 12V	or	5V	High - Z	Active
	Standby	*	н	*				Standby	
Command	Command Input		L	н			Data Input		
Program or Erase Program Verify or Erase Verify Signature Read		н	*	*	120	5V	**	Active	
		н	L	L] '2'	50	Data Output	Açure	
		н	L	L	1		Code Output		

Note : *: V_{IH} or V_{IL} , $H:\!V_{IH}$, $L:V_{IL}$

**: Depend on \overline{CE} , \overline{OE}

② CE Control

	MODE	WE	CE	ŌĒ	V _{PP}	Vcc	D0~7	Power
	Read	Ξ	L	L			Data Output	
	Output Deselect	*	*	Ŧ	0V~V _{CC} or 5V		High - Z	Active
	Standby	*	н.	*	1			Standby
Command	I Input	L	7.5	H			Data Input	
Program or Erase Program Verify or Erase Verify Signature Read		*	Н	*	120	5V	**	Active
		н	L	L] 12	٥٧	Data Output	Active
		Н	L	L]		Code Output	

Note : *: V_{IH} or V_{IL} \underline{H} : V_{IH} , L : V_{IL}

**: Depend on OE, WE

<EPROM Compatible Mode>

м	ODE	A9	₩Ē	CE	ŌĒ	Vpp	Vcc	D0~7	Power						
· · · · · · · · · · · · · · · · · · ·	Read	*	н	L	L			Data Output	Active						
Read	Output Deselect	*	*	*	н	0V~V _{CC}	5∨	High - Z	Standby						
	Standby			н]		riigii - 2							
	Program	*	V _{WE}	L	н	12V		Data Input]						
Program	Program Inhibit	*	VwE	Н	*		12V	5∨	High - Z	Active					
•	Program Verify	*	V _{WE}	L	L			Data Output							
Erase Erase (Chip Erase) Erase	Erase	ViD	VwE	L	н	12V	121/	13)/	13)/			134	50	**	Active
	Erase inhibit	V _{ID}	Vwe	н	*]	30	High – Z	Active						
Signature Rea	ad .	ViD	н	L	L	0V~Vcc	5V	Code Output	Active						

Note : *: V_{IH} or V_{IL} , $H:V_{IH}$, $L:V_{IL}$ **: Data Input or High - Z V_{ID} , $V_{WE} = 12V$

MAXIMUM RATING

SYMBOL	CHARACTERISTIC	RATING	UNIT
Vcc	Power Supply Voltage	- 0.6~7.0	v
Vpp	Program / Erase Supply Voltage	- 0.6~14.0	V
V _{IN}	Input Voltage	- 0.6~7.0	٧
V _{1/0}	Input/Output Voltage	- 0.6~7.0	V
Po	Power Dissipation	1.0*1)/0.6*2)	w
TSOLDER	Soldering Temperature · Time	260-10	*C-sec
T _{STG}	Storage Temperature	- 55~150	•€
TOPR	Operating Temperature	0~70	•c
New	Erase Write Endurance	100 / 10000**	Cycle
V _{ID} /V _{WE}	Input Voltage (A9/WE)	-0.6~13.5	v

Note: *1) Plastic DIP, *2) Plastic SOP

CAPACITANCE* (Ta = 25°C, f = 1MHz)

SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Cin	Input Capacitance	V _{IN} = 0V	_	4	8	P.
Cout	Output Capacitance	V _{OUT} = 0V	-	10	12	''

^{*} This parameter is periodically sampled, and is not 100% tested.

D.C. RECOMMENDED OPERATING CONDITION ($Ta = 0 \sim 70$ °C)

SYMBOL	CHARACTERISTIC	Min.	MAX.	UNIT
Vcc	Vcc Power Supply Voltage	4.5	5.5	
ViH	Input high Voltage	2.2	V _{CC} + 0.3	
V _{IL}	Input Low Voltage	-0.3	0.8	
V _{ID}	A9 Pin Identifier Mode Voltage	11.4	12.6	٧
Vwe	WE Pin EPROM Compatible Mode Switch Voltage	11.4	12.6	
	V _{PP} Power Supply Voltage (Low Voltage)	0	V _{CC} + 0.6	
V _{PP}	V _{PP} Power Supply Voltage (High Voltage)	_ 11.4	12.6	

^{** 10000} cycle part is optionally screened

D.C. AND OPERATING CHARACTERISTICS (Ta=0~70°C, VCC=5.0V \pm 10%)

SYMBOL	CHARACTERISTIC	CHARACTERISTIC TEST CONDITION		MAX	UNIT
lu	Input Leakage Current	0V≤V _{IN} ≤V _{CC}	-	± 10	
lLO	Output Leakage Current	0V≤V _{OUT} ≤V _{CC}	-	± 10	μА
Voн	Output High Voltage	I _{OH} = - 0.400mA	2.4		v
Vol	Output Low Voltage	I _{OL} = +2.10mA	-	0.4	Ľ
lcc1	V _{CC} Supply Current (Read/Verify/Signature Read Operation)	$V_{IN} = V_{IH} / V_{IL}$, $i_{OUT} = 0$ mA $t_{cycle} = 150$ ns	-	30	
I _{CC2}	V _{CC} Supply Current (Program / Erase Operation)	V _{IN} = V _{IH} / V _{IL} , I _{OUT} = 0mA t _{cycle} = 90µs / 0.95	-	30	mA
Iccs1	V _{CC} Standby Current	CE = VIH	-	1	mA
Iccs2	(Read Operation)	CE = V _{CC} - 0.20V	-	100	μΑ
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		0V≤Vpp≤VCC+0.6V	_	± 10	
lpp	V _{PP} Supply Current	11.4V≤V _{PP} ≤ 12.6V		200	μА
	V _{PP} Operating Current	$0V \le V_{PP} \le V_{CC} + 0.6V$, $V_{IN} = V_{IH} / V_{IL}$	-	± 10	
lpp1	(Each Operation except for Program & Erase)	11.4V≤ V _{PP} ≤ 12.6V, V _{IN} = V _{IH} / V _{IL}	-	200	μА
I _{PP2}	V _{PP} Program Current	11.4V≤V _{PP} ≤ 12.6V, V _{IN} =V _{IH} /V _{IL}	_	50	mA
I _{PP3}	V _{PP} Erase Current	11.4V≤V _{PP} ≤ 12.6V, V _{IN} =V _{IH} /V _{IL}	-	30	mA
liD	A9 Pin Identifier Mode Current	11.4V≤V _{ID} ≤ 12.6V	-	200	
IWE	WE Pin EPROM Compatible Mode Switch Current	11.4V ≤ V _{WE} ≤ 12.6V	-	200	μΑ



A.C. CHARACTERISTICS

1. READ OPERATION ($Ta = 0 \sim 70^{\circ}$ C, $V_{CC} = 5.0 V \pm 10\%$, $V_{PP} = 0 V \sim V_{CC}$ or 12.0V ±5%)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNIT
t _{RC}	Read Cycle Time	150/200*	_	-	
tACC	Address Access Time	-	-	150/200*	
t _{CE}	Chip Enable Access Time	-		150/200*	
t _{OE}	Output Enable Access Time	-	-	70	
t _{CEE}	Chip Enable to Output in Low-Z	0	-	-	กร
tore	Output Enable to Output in Low-Z	0		-	
t _{он}	Output Data Hold Time	0			
t _{DF1}	Chip Enable to Output in High-Z	-		60	
t _{DF2}	Output Enable to Output in High-Z	_		60	

Note: * 150ns for TC58F1000P/F-15 200ns for TC58F1000P/F-20


A.C. TEST CONDITIONS

• Output Load : 1 TTL Gate and C_L (100pF)

• Input Pulse Rise and Fall Time (10%~90%) : 5ns

Input Pulse Level
 Timing Measurement Reference Level
 Input
 0.80V/2.20V
 Output
 0.80V/2.00V

Timing Waveform of Read Cycle



2. COMMAND CONTROL OPERATION (Ta=0~70°C, $V_{CC}=5.0V\pm10\%$, $V_{PP}=12.0V\pm5\%$)

SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNIT
t _{AS}	Address Setup time	0	-	-	
t _{AH}	Address Hold time	60	-	-	
tCES	Chip Enable Setup time (WE Control)	0	-	-	
t _{CEH}	Chip Enable Hold time (WE Control)	10	-	-	
toes	Output Enable Setup time	0		-	
[‡] OEH	Output Enable Hold time	10		-	
twes	Write Enable Setup time (CE Control)	0	_		
twen	Write Enable Hold time (CE Control)	10	-		ns
tos	Data Setup time	50	-		
t _{DH}	Data Hold time	0	_		
twelh	Write Enable Low Level Hold time	70	-		
twenn	Write Enable High Level Hold time	20	-	-	
tCELH	Chip Enable Low Level Hold time	80		-	
[‡] CEHH	Chip Enable High Level Hold time	20	-	-	
tcmc	Command Cycle time	150	-	-	
t _{PH}	Programming Hold time	90	100	110	
ФRV	Program Recovery time before Program Verify	2	-	-	μs
t _{EH}	Erasing Hold time	0.9	1.0	1.1	8
t _{ERV}	Erase Recovery time before Erase Verify	500	-	_	μs
t _{ACC}	Address Access time	-		150/200*	
t _{CE}	Chip Enable Access time	_	-	150/200*	
t _{OE}	Output Enable Access time	-	_	70	
t _{CEE}	Chip Enable to Output in Low-Z	0		-	
[‡] OEE	Output Enable to Output in Low - Z	0			ns
tон	Output Data Hold time	0	_	-	
t _{DF1}	Chip Enable to Output in High - Z	-	-	60	
t _{DF2}	Output Enable to Output in High - Z	-	-	60	
tvc	Verify Cycle time	150 / 200*	-	-	
t _{RC}	Read Cycle time	150/200*	_	_	

Note: * 150ns for TC58F1001P/F-15 200ns for TC58F1001P/F-20

A.C. TEST CONDITIONS

• Output Load : 1 TTL Gate and C_L (100pF)

• Input Pulse Rise and Fall Time (10%~90%) : 5m


Input Pulse Levels
 Timing Measurement Reference Levels
 Input
 O.80V/2.20V
 Output
 0.80V/2.00V



Timing Waveform of Command Control Operation

Program Operation


WE Control



Timing Waveform of Command Control Operation

Program Operation


CE Control



Timing Waveform of Command Control Operation

Chip Erase Operation


WE Control



Timing Waveform of Command Control Operation

Chip Erase Operation

CE Control






Timing Waveform of Command Control Operation

Block Erase Operation


WE Control



Timing Waveform of Command Control Operation


Block Erase Operation

CE Control






Timing Waveform of Command Control Operation



Timing Waveform of Command Control Operation

Signature Read Operation



3. EPROM COMPATIBLE OPERATION

 $(Ta=0\sim70^{\circ}C, V_{CC}=5V\pm10\%, V_{PP}=12.0V\pm5\%, V_{WE}=12.0V\pm5\%)$

SYMBOL	CHARACTERISTIC	MIN.	TYP	MAX	UNIT		
tas	Address Setup time	2	-	-	,,,,		
t _{AH}	Address Hold time	0	-	-	μs		
t _{WP}	Programming Pulse Width	90	100	110	ц		
toesp	Output Enable Setup time on Program Operation	2.0	-	-	рь		
t _{CES}	Chip Erase Setup time on Verify Operation	0	-	-			
t _{CEH}	Chip Erase Hold time Verify Operation	0	-	_			
tos	Data Setup time	50	-	-	ns		
t _{DH}	Data Hold time	0	-	-			
t _{EW}	Erasing Pulse Width	0.9	1.0	1.1	s		
[‡] OESE	Output Enable Setup time on Erase Operation	0	-	-	ns		
t _{OEHE}	Output Enable Hold time on Erase Operation	500	-	-	μs		
t _{ACC}	Address Access time	-	-	150/200*			
t _{CE}	Chip Enable Access time	-	-	150/200*			
t _{OE}	Output Enable Access time	-	-	70			
[†] CEE	Chip Enable to Output in Low-Z	0	-	-			
[‡] OEE	Output Enable to Output in Low-Z	0	-	-	ns		
t _{OH} ~	Output Data Hold time	0	-	-			
t _{DF1}	Chip Enable to Output in High—Z	-	-	60			
t _{DF2}	Output Enable to Output in High – Z	-	-	60			
t _{RC}	Read cycle time	150/200*		-			
tvs	V _{PP} Setup time	2.0	-	-			
t _{A9S}	V _{ID} Setup time	2.0	-	-	μs		
twes	V _{WE} Setup time	2.0		_			

Note: * 150ns for TC58F1001P/F-15 200ns for TC58F1001P/F-20

A.C. TEST CONDITIONS

• Output Load : 1 TTL Gate and C_L (100pF)


• Input Pulse Rise and Fall Time (10%~90%) : 5ns

Input Pulse Level : 0.45V to 2.40V
 Timing Measurement Reference Level Input : 0.80V/2.20V

Output : 0.80V/2.00V


Timing Waveform of EPROM Compatible Operation

Program and Verify Operation



Timing Waveform of EPROM Compatible Operation


Erase Operation



Note: Din is don't care (H or L)

Timing Waveform of EPROM Compatible Operation

Signature Read Operation




Note: $\overline{WE} = V_{IH}$, $V_{PP} = 0V \sim V_{CC}$


POWER ON/OFF SEQUENCE

This power on/off sequence protects against inadvertent programming or erasure. In case of power on, V_{CC} and \overline{CE} must be high level before V_{PP} becomming to be high level. In case of power off, V_{CC} and \overline{CE} must remain high level after V_{PP} becomming to be low level.

(1) Power on



(2) Power off



OPERATIONS

READ

The TC58F1001P/F has \overline{CE} and \overline{OE} pins. The chip enable (\overline{CE}) controls the operating power and should be used for device selection/deselection. The \overline{CE} access time (t_{CE}) is equal to the address access time (t_{ACC}). The output enable (\overline{OE}) controls the output buffers. The output data is valid after a delay of t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT

When the OE input is high, the outputs are placed in the high-impedance state.

STANDBY

The TC58F1001P/F has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC58F1001P/F is placed in the standby mode and the outputs are in the high-impedance state, independent of the \overline{OE} and \overline{WE} inputs.

PROGRAM/PROGRAM-VERIFY/ERASE/ERASE-VERIFY/SIGNATURE-READ

The TC58F1001P/F features a command control mode and an EPROM compatible mode. The command control mode is used to enable the program, program-verify, chip-erase, block-erase, erase-verify, signature-read and reset operations, and the EPROM compatible mode controls the program, program-verify, chip-erase and signature-read operations.

1. COMMAND CONTROL MODE

The command code must be entered into the TC58F1001P/F before performing program, program-verify, erase (chip-erase and block-erase), erase-verify, signature-read, reset operations.

The command control is a useful for software protection method to protect from inadvertent operation. The command control mode is enabled when a high voltage (12V) is applied to Vpp.

TC58F1001P/F has an internal command register circuit and the operation mode is defined by the command codes. The specific data provided to the TC58F1001P/F is latched in the command registers and then the operation mode is defined. Data codes is latched by the WE signal.

1) PROGRAM OPERATION

The program operation is setup by the first step command code "40" and the address and data are latched at the second step, and then programming is performed. The program operation finishes at the time of receiving the program—verify command.

The command codes are as follows.

STEP (Bus Cycle)	Mode	Address	D0~7
1	Write	-	40(H)
2	Write	Address to be programmed	Data—in to be programmed

2) PROGRAM-VERIFY OPERATION

The program-verify operation is setup by providing the first step command code "CO" and performed at next step after recovery time of 2ps.

The program-verify address is already latched at the program operation.

The address is released after finished the program-verify.

The command codes are as follows.

STEP (Bus Cycle)	Mode	Address	D0~7
1	Write	_	C0
Recovery	-	-	-
2	Read	Don't Care	Data-out

3) ERASE OPERATION

The chip erase operation is setup by providing the two setup commands "20", "20" and then performed.

The chip erase command code consists of data code only.

The block erase operation is setup by providing the first step command "60" and second step command.

The block address is defined at second step command input.

The erase operation finishes at the time of receiving the erase-verify or read command.

The memory cell array is divided into 32 blocks (4K byte/block) and block address is assigned with A_{12} - A_{16} .

The command codes are as follows.

a) Chip erase operation

STEP (Bus Cycle)	Mode	Address	D0~7
1	Write	-	20(H)
2	Write	_	20(H)

b) Block erase operation

STEP (Bus Cycle)	Mode	Address	D0~7
1	Write	-	60(H)
2	Write	Block Address	60(H)



4) ERASE-VERIFY OPERATION

The erase verify operation is setup by providing the setup erase—verify command and performed at next step after recovery time of 500µs. The erase verify operation is helpful for confirming to be erased.

Once the erase verify operation is performed, the next erase verify operation can be performed by subsequently providing the next address without command.

The command codes are as follows.

STEP (Bus Cycle)	Mode	Address	D0~7
1	Write	_	A 0
Recovery	_	_	_
2	Read	Address	Data-out

5) SIGNATURE READ OPERATION

The signature—read operation is setup by providing the setup command of signature—read and performed to read the manufacture code by providing address 00000 (H) at the second step and to read the device code by providing address 00001 (H) at the third step.

The command codes are as follows.

STEP (Bus Cycle)	Mode	Address	D0~7
1	Write	_	90(H)
2	Read	00000 (H)	Manufacture's Code – Out
3	Read	00001 (H)	Device Code-Out

6) RESET

The reset command is used for aborting program, program-verify, erase, block erase, and erase-verify operations, and then the device turns to be read mode.

The command codes are as follows.

STEP (Bus Cycle)	Mode	Address	D0~7	
1	Write	_	FF(H)	
2	Write	_	FF(H)	

7) READ OPERATION

The read operation is performed by providing the read command with Vpp at 12V. The command codes are as follows.

STEP (Bus Cycle)	Mode	Address	D0~7
1	Write	-	00 (H)
2	Read	Address	Data - Out



<Command Control Code Table>

Step		Comma	nd step	
Mode		1	2	
	Mode	Write	Write	
Program	Address	-	Program Address	
	Data	#40	Program Data	
	Mode	Write	Read	
Program – Verify	Address	•	-	
	Data	#C0	Data out	
	Mode	Write	Read	
Signature – Read	Address	-	-	
	Data	#90	Data out	
÷	Mode	Write	Write	
Chip Erase	Address	-	-	
	Data	#20	#20	
	Mode	Write	Write	
Block Erase	Address	-	Block Address	
	Data	#60	#60	
	Mode	Write	Read	
Erase – Verify	Address	-	Verify Address	
	Data	#A0	Data out	

Step		Command step			
Mode			2		
	Mode	Write	-		
Read	Address	_	-		
	Data	#00	-		
	Mode	Write	Write		
Reset	Address	-	_		
	Data	#FF	#FF		

<Block Address Table>

Block No.	Addresss Area	Hex Adresss	A16	A15	A14	A13	A12	A11~A0
1	00000~00FFF	00XXX	0	0	0	0	0	Don't Care
2	01000~01FFF	01XXX	0	0	0	0	1	Don't Care
3	02000~02FFF	02XXX	0	0	0	1	. 0	Don't Care
4	03000~03FFF	03XXX	0	0	0	1	1	Don't Care
5	04000~04FFF	04XXX	0	0	1	0	0	Don't Care
6	05000~05FFF	05XXX	0	0	1	0	1	Don't Care
7	06000~06FFF	06XXX	0	0	1	1	0	Don't Care
8	07000~07FFF	07XXX	0	0	1	1	1	Don't Care
9	08000~08FFF	08XXX	0	1	0	0	0	Don't Care
10	09000~09FFF	09XXX	0	1	0	0	1	Don't Care
11	0A000~0AFFF	0AXXX	0	1	0	1	0	Don't Care
12	0B000~0BFFF	0BXXX	0	1	0	1	1	Don't Care
13	0C000~0CFFF	0CXXX	0	1	1	0	0	Don't Care
14	0D000~0DFFF	0DXXX	0	1	1	0	1	Don't Care
15	0E000~0EFFF	0EXXX	0	1	1	1	0	Don't Care
16	0F000~0FFFF	0FXXX	0	1	1	1	1	Don't Care
17 -	10000~10FFF	10XXX	1	0	0	0	0	Don't Care
18	11000~11FFF	11XXX	1	0	0	0	1	Don't Care
19	12000~12FFF	12XXX	1	0	0	1	0	Don't Care
20	13000~13FFF	13XXX	1	0	0	1	1	Don't Care
21	14000~14FFF	14XXX	1	0	1	0	0	Don't Care
22	15000~15FFF	15XXX	1	0	1	0	1	Don't Care
23	16000~16FFF	16XXX	1	0	1	1	0	Don't Care
24	17000~17FFF	17XXX	1	0	1	1	1	Don't Care
25	18000~18FFF	18XXX	1	1	0	0	0	Don't Care
26	19000~19FFF	19XXX	1	1	0	0	1	Don't Care
27	1A000~1AFFF	1AXXX	1	1	0	1	0	Don't Care
28	1B000~1BFFF	1BXXX	1	1	0	1	1	Don't Care
29	1C000~1CFFF	1CXXX	1	1	1	0	0	Don't Care
30	1D000~1DFFF	1DXXX	1	1	1	0	1	Don't Care
31	1E000~1EFFF	1EXXX	1	1	1	1	0	Don't Care
32	1F000~1FFFF	1FXXX	1	 	1	1	† ,	Don't Care

X : Don't care



2. EPROM COMPATIBLE MODE

This mode is the same as Toshiba's 256K FE²PROM, the TC58257A. When a high-voltage (12V) is applied to the WE pin of the TC58F1001P/F, the program and erase operations can be easily performed by conventional EPROM programmer.

(1) PROGRAM OPERATION

TC58F1001P/F is placed in the programming mode by applying a high voltage (12V) to the VPP and WE pins. During the programming operation, the addresses and input data must be held the OE signal must be held high and the CE input must be low. The programming time is controlled by the CE pulse width.

(2) PROGRAM-VERIFY OPERATION

The programmed data is verified with the Vpp and WE pins held at high voltage (12V) level and with CE and OE held at VII..

(3) CHIP ERASE OPERATION

TC58F1001P/F is placed in the chip erase mode by applying a high voltage (12V) to the Vpp, WE and A9 pins. During the chip erase operation, address A0~A8 and A10~A16 are "don't care", OE must be held high and CE must be low. The erase time is controlled by CE pulse width.

(4) ELECTRIC SIGNATURE READ

With Vpp held at a voltage between 0V and V_{CC}, WE held at V_{IH}, the manufacturer's code can be read by specifying address 00000(H) and the device code can be read by specifying address 00001(H) by applying a high voltage (12V) to the A9 address input. Toshiba's manufacturer code and the TC58F1001P/F device code are shown in the table below.

TC58F1001P/F

Signature	Address	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Manufacturer's Code	0	1	0	0	1	1	0	0	0	98
Device Code	1	0	0	1	0	1	0	1	0	2A

APPLICATIONS

Toshiba's TC58F1001P/F Flash-E²PROM offers a cost-competitive and reliable alternative for applications which have traditionally employed the U.V. EPROM or O.T. PROM.

The Flash-E²PROM adds electrical erasure capability and eliminates the time consuming and labor intensive process of U.V. light exposure for erasing EPROMs. Furthermore, the Flash-E²PROM is electrically reprogrammable and thus eliminates the one-time programmable limitation of the O.T. PROM.

The TC58F1001P/F is offered in plastic DIP and surface mount packages (SOP) which can be processed through the automated assembly line process. The electrically programmable and erasable features of the Flash-E²PROM eliminate the need for sockets both at the prototype stage and at the production stage. The major application advantages offered by the Flash-E²PROM in system design are listed below.

In-System Programming

The TC58F1001P/F is provided with a command control mode which makes it possible to program and erase data by using the system MPU timing. The TC58F1001P/F can be used for updating the system operating code or data in the system through a telecommunication line or a floppy disk interface. In this case, a 12V power supply must be available in the system.

On-Board Programming with an External Programmer

The TC58F1001P/F can be mounted directly onto the system board and all subsequent program and erase operations can be handled by an external PROM programmer through a connector. Since the TC58F1001P/F supports an EPROM compatible programming mode, a conventional PROM programmer can be used for this operation.


Card and Cartridge Applications

High density non-volatile memory cards and cartridges can be assembled by using the SOP surface mount version of Toshiba's TC58F1001. These cards and cartridges can be erased and reprogrammed using either the in-system programming method or an external programmer.




Program Flow Chart

① Command Control Program mode




2 EPROM Compatible Program mode






Electrical Erase Flow Chart


1) Chip Erase without Erase-Verify



2) Block Erase without Erase - Verify




3) Chip Erase - Erase Verify





4) Block Erase - Erase Verify




OUTLINE DRAWINGS

• Plastic DIP

DIP32-P-600

UNIT: mm






Note: Package width and length do not include mold protrusion, allowable mode protrusion is 0.15mm.

OUTLINE DRAWINGS

• Plastic SOP

SOP32-P-525



Note: Package width and length do not includ protrusion, allowable mold protrusion is 0.15mm.