TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

524.288-WORD BY 8-BIT STATIC RAM

DESCRIPTION

The TC554001AFI/AFTI/ATRI is a 4,194,304-bit static random access memory (SRAM) organized as 524,288 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single $5V \pm 10\%$ power supply. Advanced circuit technology provides both high speed and low power at an operating current of 10 mA/MHz (typ) and a minimum cycle time of 70 ns. It is automatically placed in low-power mode at 2 μ A standby current (typ) when chip enable (\overline{CE}) is asserted high. There are two control inputs. \overline{CE} is used to select the device and for data retention control, and output enable (\overline{OE}) provides fast memory access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating extreme temperature range of -40° to 85° C, the TC554001AFI/AFTI/ATRI can be used in environments exhibiting extreme temperature conditions. The TC554001AFI/AFTI/ATRI is available in a standard plastic 32-pin small-outline package (SOP) and normal and reverse pinout plastic 32-pin thin-small-outline package (TSOP).

FEATURES

- Low-power dissipation
 Operating: 55 mW/MHz (typical)
- Single power supply voltage of 5 V \pm 10%
- Power down features using \overline{CE} .
- Data retention supply voltage of 2.0 to 5.5 V
- · Direct TTL compatibility for all inputs and outputs
- Wide operating temperature range of –40° to 85°C
- Standby Current (maximum):

	TC554001AFI/AFTI/ATRI				
	-70,-85,-10	-70L,-85L,-10L			
5.5 V	200 μΑ	100 μΑ			
3.0 V	100 μΑ	50 μΑ			

Access Times (maximum):

	TC554001AFI/AFTI/ATRI					
	-70,-70L	-85,-85L	-10,-10L			
Access Time	70 ns	85 ns	100 ns			
CE Access Time	70 ns	85 ns	100 ns			
OE Access Time	35 ns	45 ns	50 ns			

Package:

SOP32-P-525-1.27 (AFI) (Weight: 1.14 g typ) TSOP II32-P-400-1.27 (AFTI) (Weight: 0.53 g typ) TSOP II32-P-400-1.27A (ATRI) (Weight: 0.53 g typ)

PIN ASSIGNMENT (TOP VIEW)

32 PIN SOP & TSOP

GND ☐16

A18 🗆	1	32 VDD	V _{DD} ☐ 32	1 🏻 A18
A16 🗆	2	31 🛘 A15	A15 🛚 31	2 🏻 A16
A14 🗆	3	30 A17	A17 🛚 30	3 🛚 A14
A12 🗆	4	29 🗆 R/W	R/W ☐ 29	4 🏻 A12
A7 🗆	5	28 A13	A13 ☐ 28	5 🏻 A7
A6 🗆	6	27 🗆 A8	A8 🛚 27	6 🏻 A6
A5 🗆	7	26 🗆 A9	A9 🛚 26	7 🏻 A5
A4 🗆	8	25 A11	A11 🛚 25	8 🏻 A4
А3 🗆	9	24 DE	ŌE ☐ 24	9
A2 🗆	10	23 A10	A10 🛘 23	10 🏻 A2
A1 🗆	11	22 CE	Œ ☐ 22	11 🏻 A1
A0 🗆	12	21 🛘 1/08	I/O8 🛚 21	12 🏻 A0
I/O1 [13	20 1/07	1/07 ☐ 20	13 🛭 1/01
I/O2 [14	19 🛘 1/06	1/06 ☐ 19	14 🛭 I/O2
I/O3 [15	18 1/05	1/05 ☐ 18	15 🛚 1/03

32 PIN TSOP

(AF/AFT) (ATR)


I/O4 📮 17

16 🛭 GND

PIN NAMES

A0~A18	Address Inputs
R/W	Read/Write Control
ŌĒ	Output Enable
CE	Chip Enable
I/O1~I/O8	Data Inputs/Outputs
V_{DD}	Power (+5 V)
GND	Ground

BLOCK DIAGRAM



OPERATING MODE

MODE	CE	ŌĒ	R/W	I/O1~I/O8	POWER
Read	L	L	Н	Output	I _{DDO}
Write	L	*	L	Input	I _{DDO}
Output Deselect	L	Н	Н	High-Z	I _{DDO}
Standby	Н	*	*	High-Z	I _{DDS}

^{* =} don't care

MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V_{DD}	Power Supply Voltage	-0.3~7.0	V
V_{IN}	Input Voltage	-0.3*~7.0	V
V _{I/O}	Input/Output Voltage	−0.5~V _{DD} + 0.5	V
P_{D}	Power Dissipation	0.6	W
T _{solder}	Soldering Temperature (10s)	260	°C
T _{stg}	Storage Temperature	−55~150	°C
T _{opr}	Operating Temperature	-40~85	°C

^{*: -3.0} V when measured at a pulse width of 50ns

H = logic high

L = logic low



DC RECOMMENDED OPERATING CONDITIONS (Ta = -40° to 85°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	-0.3*		0.6	V
V_{DH}	Data Retention Supply Voltage	2.0	_	5.5	V

^{*: -3.0} V when measured at a pulse width of 50 ns

<u>DC CHARACTERISTICS</u> (Ta = -40° to 85°C, $V_{DD} = 5 \text{ V} \pm 10\%$)

SYMBOL	PARAMETER	TES	TEST CONDITION			TYP	MAX	UNIT
I _{IL}	Input Leakage Current	V _{IN} = 0 V~V _{DD}					±1.0	μΑ
I _{OH}	Output High Current	V _{OH} = 2.4 V			-1.0		_	mA
I _{OL}	Output Low Current	V _{OL} = 0.4 V			2.1		_	mA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } R/W = V_{IL}$	or $\overline{OE} = V_{IH}, V_{IH}$	OUT = 0 V~VDD			±1.0	μΑ
.		$\overline{CE} = V_{IL}$ and R/W = V_{I}	Н,	t _{cycle} = MIN	_	_	70	
l _{DDO1}		I _{OUT} = 0 mA, Other Input = V _{IH} /V _{IL}		t _{cycle} = 1 μs	_	15	_	mA
l	Operating Current	CE = 0.2 V and R/W =	V _{DD} – 0.2 V,	$t_{cycle} = MIN$		_	60	A
I _{DDO2}		I _{OUT} = 0 mA, Other Input = V _{DD} - 0.2	V/0.2 V	t _{cycle} = 1 μs	_	10	_	mA
I _{DDS1}		CE = V _{IH}			_	_	3	mA
			70.05.40	Ta = 25°C	_	2	_	
	Standby Current	$\overline{CE} = V_{DD} - 0.2 V,$	-70,-85,-10	Ta = -40~85°C	_	_	200	
IDDS2	I _{DDS2}	V _{DD} = 2.0 V~5.5 V		Ta = 25°C	_	2	5	μΑ
			-70L,-85L,-10L	Ta = -40~85°C	_	_	100	

CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C _{IN}	Input Capacitance	$V_{IN} = GND$	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.



<u>AC CHARACTERISTICS AND OPERATING CONDITIONS</u> (Ta = -40° to 85° C, $V_{DD} = 5 \text{ V} \pm 10\%$)

READ CYCLE

			TC554001AFI/AFTI/ATRI					
SYMBOL	PARAMETER	-70,	-70L	-85,	-85L	-10,	-10L	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	70	_	85	_	100	_	
tACC	Address Access Time	_	70	_	85	_	100	
tco	Chip Enable Access Time	_	70	_	85	_	100	
toE	Output Enable Access Time	_	35	_	45	_	50	
tCOE	Chip Enable Low to Output Active	5	_	5	_	5	_	ns
toee	Output Enable Low to Output Active	0	_	0	_	0	_	
t _{OD}	Chip Enable High to Output High-Z	_	30	_	35	_	40	
t _{ODO}	Output Enable High to Output High-Z	_	30	_	35	_	40	
tон	Output Data Hold Time	10	_	10	_	10	_	

WRITE CYCLE

			TC554001AFI/AFTI/ATRI					
SYMBOL	PARAMETER	-70,	-70L	-85,	-85L	-10,	-10L	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{WC}	Write Cycle Time	70	_	85	_	100	_	
t _{WP}	Write Pulse Width	50	_	55	_	60	_	
t _{CW}	Chip Enable to End of Write	60	_	70	_	80	_	
t _{AS}	Address Setup Time	0	_	0	_	0	_	
t _{WR}	Write Recovery Time	0	_	0	_	0	_	ns
t _{ODW}	R/W Low to Output High-Z	_	30	_	35		40	
toew	R/W High to Output Active	0	_	0	_	0	_	
t _{DS}	Data Setup Time	30	_	35	_	40	_	
t _{DH}	Data Hold Time	0	_	0	_	0	_	


AC TEST CONDITIONS

PARAMETER	TEST CONDITION				
Output load	100 pF + 1 TTL Gate				
Input pulse level	0.4 V, 2.6 V				
Timing measurements	1.5 V				
Reference level	1.5 V				
t _R , t _F	5 ns				




TIMING DIAGRAMS

READ CYCLE (See Note 1)




WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)





WRITE CYCLE 2 (CE CONTROLLED) (See Note 4)



Note:

- (1) R/W remains HIGH for the read cycle.
- (2) If $\overline{\text{CE}}$ goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If $\overline{\text{CE}}$ goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If \overline{OE} is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.




DATA RETENTION CHARACTERISTICS (Ta = -40° to 85°C)

SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
V_{DH}	Data Retention Supply Voltage			2.0	_	5.5	V
I _{DDS2}	Standby Current	-70,-85,-10	V _{DH} = 3.0 V	_	_	100	μΑ
			V _{DH} = 5.5 V	_	_	200	
		-70L,-85L,-10L	V _{DH} = 3.0 V	_	_	50*	
			V _{DH} = 5.5 V	_	_	100	
tCDR	Chip Deselect to Data Retention Mode Time			0	_	_	ns
t _R	Recovery Time			5	_	_	ms

^{*:} $5 \mu A \text{ (max)}$ at $Ta = -40^{\circ} \text{ to } 40^{\circ} \text{C}$


CE CONTROLLED DATA RETENTION MODE



Note: When \overline{CE} is operating at the VIH level (2.4V), the standby current is given by IDDS1 during the transition of VDD from 4.5 to 2.6V.



PACKAGE DIMENSIONS




Weight: 1.14 g (typ)





PACKAGE DIMENSIONS


TSOPII32-P-400-1.27

Unit: mm










Weight: 0.53 g (typ)





PACKAGE DIMENSIONS

TSOPII32-P-400-1.27A Unit: mm









Weight: 0.53 g (typ)

RESTRICTIONS ON PRODUCT USE

Handbook" etc..

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No
 responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
 may result from its use. No license is granted by implication or otherwise under any patent or patent rights of
 TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.