











TPS40195 SLUS720F – FEBRUARY 2007 – REVISED JUNE 2019

# TPS40195 4.5-V to 20-V Synchronous Buck Controller With Synchronization and Power Good

## 1 Features

- Input Operating Voltage Range: 4.5 V to 20 V
- Output Voltage as Low as 0.591 V ±0.5%
- 180° Bi-Directional Out-of-Phase Synchronization
- Internal 5-V Regulator
- High and Low MOSFET Sense Overcurrent
- 100-kHz to 600-kHz Switching Frequency
- · Enable and Power Good
- · Programmable UVLO and Hysteresis
- Thermal Shutdown at 150°C
- · Selectable Soft Start
- · Prebias Output Safe

## 2 Applications

- Digital TV
- · Entry-Level and Midrange Servers
- Networking Equipment
- Non-Isolated DC-DC modules

## 3 Description


The TPS40195 is a flexible synchronous buck controller that operates from a nominal 4.5-V to 20-V supply. This controller implements voltage mode control with the switching frequency adjustable from 100 kHz to 600 kHz. Flexible features found on this device include selectable soft-start programmable short-circuit limit, programmable undervoltage lockout (UVLO) and synchronization capability. An adaptive anti-cross conduction scheme is used to prevent shoot through current in the power FETs. Overcurrent detection is done by sensing the voltage drop across the low-side MOSFET when it is on, and comparing it with a user-programmable threshold.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS40195	TSSOP (16)	5.00 mm × 4.40 mm
12540195	VQFN (16)	4.00 mm × 3.50 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

## **Simplified Application Diagram**





## **Table of Contents**

1	Features 1	9 Application and Implementation 19
2	Applications 1	9.1 Application Information
3	Description 1	9.2 Typical Applications 19
4	Revision History2	10 Layout 31
5	Description (continued) 3	10.1 Layout Guidelines 31
6	Pin Configuration and Functions 4	10.2 Layout Examples32
7	Specifications5	11 Device and Documentation Support 34
•	7.1 Absolute Maximum Ratings	11.1 Device Support
	7.2 ESD Ratings	11.2 Device Support
	7.3 Recommended Operating Conditions	11.3 Documentation Support
	7.4 Electrical Characteristics	11.4 Receiving Notification of Documentation Updates 34
	7.5 Dissipation Ratings	11.5 Community Resources34
	7.6 Typical Characteristics	11.6 Trademarks
8	Detailed Description	11.7 Electrostatic Discharge Caution
0	8.1 Overview	11.8 Glossary35
	8.2 Functional Block Diagram 11 8.3 Feature Description 12	12 Mechanical, Packaging, and Orderable Information

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision E (July 2012) to Revision F	јe
•	Editorial changes only; no technical revisions	1
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
<u>.</u>	Deleted Ordering Information table	1
CI	nanges from Revision D (November 2008) to Revision E	је
•	Added a new paragraph to the end of the Enable Functionality section	2




## 5 Description (continued)

The threshold is set with a single external resistor connected from ILIM to GND. Pulse-by-pulse limiting (to prevent current runaway) is provided by sensing the voltage across the high-side MOSFET when it is on and terminating the cycle when the voltage drop rises above a fixed threshold of 550 mV. When the controller senses an output short circuit, both MOSFETs are turned off and a timeout period is observed before attempting to restart. This provides limited power dissipation in the event of a sustained fault. Synchronization on this device is bi-directional. Devices can be synchronized 180° out of phase to a chosen master TPS40195 running at a fixed 250 kHz or 500 kHz, or can be synchronized to an outside clock source anywhere in the 100 kHz to 600 kHz range.



## 6 Pin Configuration and Functions



### **Pin Functions**

P	PIN I/O		DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
воот	14	I	Gate drive voltage for the high-side N-channel MOSFET. A 100-nF capacitor (typical) must be connected between this pin and SW.	
BP	12	0	Output bypass for the internal regulator. Connect a capacitor of 1-μF (or greater) from this pin to GND. Larger capacitors, up to 4.7μF will improve noise performance with a low side FET Qg over 25nC. Do not connect to VDD or drive externally. This regulator is turned off when ENABLE is pulled low	
COMP	3	0	Output of the error amplifier.	
EN	1	1	Logic level input which starts or stops the controller from an external user command. A high-level turns the controller on. A weak internal pull-up holds this pin high so that the pin may be left floating if this function is not used. Observe interface cautions in applications information.	
FB	2	I	overting input to the error amplifier. In normal operation the voltage on this pin is equal to the internal eference voltage (591 mV typical)	
GND	8	-	Common reference for the device	
HDRV	16	0	Gate drive output to the high-side N-channel FET.	
ILIM	7	I	Current limit. Sets short circuit protection threshold for low-side MOSFET sensing. Connect a resistor to GND to set the threshold	
LDRV	13	0	Gate drive output for the low side N-channel FET.	
PGOOD	10	0	Open drain power good output. Pulls low under any fault condition, soft start is active or if the FB pin voltage is outside the specified voltage window.	
RT	6	I	Switching frequency programming pin. Also determines function of SYNC pin. Connected to GND for 250 kHz operation and using SYNC as an output. Connect to BP for 500-kHz operation and using SYNC as an output. Connect a resistor to GND to program a frequency and allow SYNC to accept synchronization pulses. If RT is used to program a switching frequency and SYNC is not to be used to synchronize the converter to an external clock, connect SYNC to GND.	
SS_SEL	11	I	Soft-start timing selection. Can be connected to GND, BP or left floating to select a soft start time that is proportional to the switching frequency.	
sw	15	I	Sense line for the adaptive anti-cross conduction circuitry. Serves as common connection for the flying high-side MOSFET driver	



## Pin Functions (continued)

Р	IN	1/0	DESCRIPTION
NAME	NO.	Q	DESCRIPTION
SYNC	9	I/O	Bidirectional synchronization I/O pin. SYNC is an output when the RT pin is connected to BP or GND. The output is a falling edge signal 180° out-of-phase with the rising edge of HDRV. In this mode SYNC can be used to drive the SYNC pin of an additional TPS40195 device whose RT pin is tied to GND through a resistor, providing two converters that operate 180° out-of-phase to one another. SYNC may be used as an input to synchronize to an external system clock if RT is connected to GND through a resistor as well. The device synchronizes to the falling edge of the external clock signal. If RT is used to program a switching frequency and SYNC is not to be used to synchronize the converter to an external clock, connect SYNC to GND.
UVLO	5	I	Programmable UVLO pin for the controller. A resistor divider on this pin to VDD sets the converter turn on voltage and the hysteresis for turnoff.
VDD	4	I	Power input to the controller. A 100-nF bypass capacitor should be connected closely from this pin to GND.

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted (1)

		MIN	MAX	UNIT
	VDD	-0.3	22	
Input voltage	SW	<b>-</b> 5	25	
	BOOT	-0.3	30	
	HDRV	<b>-</b> 5	30	V
	BOOT–SW, HDRV–SW (Differential from BOOT or HDRV to SW)	-0.3	6	
	EN, FB, BP, LDRV, PGOOD, ILIM, SYNC, UVLO, SS_SEL, RT	-0.3	6	
	COMP	-0.3	3	
Operating junc	Operating junction temperature		150	- °C
tg Storage tempe	rature	<b>-</b> 55	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	V
V(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	\ \ \

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{VDD}$	Input voltage	4.5	20	V
TJ	Operating junction temperature	-40	125	°C

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.4 Electrical Characteristics

 $T_J = -40$ °C to 85°C,  $V_{VDD} = 12 V_{dc}$ , all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFEREN	NCE					
		0°C ≤ T <sub>J</sub> ≤ 85°C	588	591	594	
√ <sub>FB</sub>	Feedback voltage range	-40°C ≤ T <sub>J</sub> ≤ 85°C	585	591	594	mV
NPUT SU	IPPLY		'		'	
$V_{VDD}$	Input voltage range		4.5		20	V
		V <sub>EN</sub> = 3 V			4	mA
$I_{VDD}$	Operating current	V <sub>EN</sub> < 0.6 V, V <sub>VDD</sub> = 12 V		165	250	
		V <sub>EN</sub> < 0.6 V, V <sub>VDD</sub> = 20 V		230	330	μΑ
ON BOAR	RD REGULATOR					
V <sub>BP</sub>	Output voltage	V <sub>VDD</sub> > 6 V, I <sub>BP</sub> ≤ 10 mA	5.1	5.3	5.5	V
$V_{DO}$	Regulator dropout voltage, V <sub>VDD</sub> - V <sub>BP</sub>	V <sub>VDD</sub> = 5 V, I <sub>BP</sub> ≤ 25 mA		350	550	mV
I <sub>sc</sub>	Regulator current limit threshold		75			
I <sub>BP</sub>	Average current				75	mA
OSCILLA <sup>*</sup>	TOR		·			
		$V_{RT} = V_{BP}$	400	500	580	
$f_{SW}$	Switching frequency	V <sub>RT</sub> = 0 V	200	250	290	kHz
		$R_{RT} = 100 \text{ k}\Omega$		250		
V <sub>RMP</sub>	Ramp amplitude <sup>(1)</sup>			1		V
	ONIZATION		-		"	
V <sub>INH</sub>	High-level input voltage		2.5			
V <sub>INL</sub>	Low-level input voltage				0.5	V
T <sub>F(max)</sub>	Maximum input fall time <sup>(1)</sup>				100	ns
V <sub>OH</sub>	High-level output voltage	I <sub>SYNC</sub> = 100 μA, sourcing	3.5			
V <sub>OL</sub>	Low-level output voltage	I <sub>SYNC</sub> = 100 μA, sinking			0.3	V
T <sub>F</sub>	Output fall time <sup>(1)</sup>			10	25	
T <sub>R</sub>	Output rise time <sup>(1)</sup>	C <sub>SYNC</sub> =25 pF		100	300	ns
PWM	•	l l				
D <sub>MAX</sub>	Maximum duty cycle <sup>(1)</sup>		85%			
t <sub>ON(min)</sub>	Minimum controlled pulse <sup>(1)</sup>				130	
	·	HDRV off to LDRV on		50		ns
t <sub>DEAD</sub>	Output driver dead time	LDRV off to HDRV on		25		
SOFT STA	ART					
		V <sub>SS SEL</sub> = 0 V, f <sub>SW</sub> = 250 kHz		4.8		
		$V_{SS SEL} = 0 \text{ V, } f_{SW} = 500 \text{ kHz}$		2.4		
		V <sub>SS SEL</sub> = Floating, f <sub>SW</sub> = 250 kHz		2.4		
tss	Soft-start time	V <sub>SS_SEL</sub> = Floating, f <sub>SW</sub> = 500 kHz		1.2		ms
		$V_{SS SEL} = V_{BP}$ , $f_{SW} = 250 \text{ kHz}$		1.2		
		$V_{SS\_SEL} = V_{BP}$ , $f_{SW} = 500 \text{ kHz}$		0.6		
ERROR A	MPLIFIER	1	I		I	
GBWP	Gain bandwidth product <sup>(1)</sup>		7	10		MHz
A <sub>OL</sub>	DC gain <sup>(1)</sup>		60			dB
I <sub>FB</sub>	Input bias current (current out of FB pin)				100	nA
I <sub>EAOP</sub>	Output source current	V <sub>FB</sub> = 0 V	1			
I <sub>EAOM</sub>	Output sink current	V <sub>FB</sub> = 2 V	1			mA
EAUM	Catput offitt outfort	· FD = 4	'			

<sup>(1)</sup> Specified by design. Not production tested.



## **Electrical Characteristics (continued)**

 $T_J = -40$ °C to 85°C,  $V_{VDD} = 12 V_{dc}$ , all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SHORT-CIR	CUIT PROTECTION		<u>'</u>		•	
t <sub>PSS(min)</sub>	Minimum pulse during short circuit <sup>(1)</sup>			250		
t <sub>BLNK</sub>	Blanking time <sup>(1)</sup>		60	90	120	ns
t <sub>OFF</sub>	Off-time between restart attempts			40		ms
I <sub>ILIM</sub>	ILIM pin bias current	T <sub>J</sub> = 25°C	7	9	11	μΑ
V <sub>ILIMOFST</sub>	Low side comparator offset voltage		-20	0	20	mV
V <sub>ILIMH</sub>	Short circuit threshold voltage on high-side MOSFET	T <sub>J</sub> = 25°C	400	550	650	mV
OUTPUT DE	RIVERS					
R <sub>HDHI</sub>	High-side driver pull-up resistance	V <sub>BOOT</sub> - V <sub>SW</sub> = 4.5 V, I <sub>HDRV</sub> = -100 mA		3	6	
R <sub>HDLO</sub>	High-side driver pull-down resistance	V <sub>BOOT</sub> - V <sub>SW</sub> = 4.5 V, I <sub>HDRV</sub> = 100 mA		1.5	3.0	^
R <sub>LDHI</sub>	Low-side driver pull-up resistance	I <sub>LDRV</sub> = -100 mA		2.5	5.0	Ω
R <sub>LDLO</sub>	Low-side driver pull-down resistance	I <sub>LDRV</sub> = 100 mA		0.8	1.5	
t <sub>HRISE</sub>	High-side driver rise time <sup>(1)</sup>			15	35	
t <sub>HFALL</sub>	High-side driver fall time <sup>(1)</sup>			10	25	
t <sub>LRISE</sub>	Low-side driver rise time <sup>(1)</sup>	C <sub>LOAD</sub> = 1 nF		15	35	ns
t <sub>LFALL</sub>	Low-side driver fall time <sup>(1)</sup>			10	25	
UVLO						
V <sub>UVLOBP</sub>	BP5 UVLO threshold voltage		3.9	4.1	4.3	V
$V_{UVLOBPH}$	BP5 UVLO hysteresis voltage			800		mV
$V_{\text{UVLO}}$	Turn-on voltage		1.125	1.26	1.375	V
I <sub>UVLO</sub>	UVLO pin hysteresis current	V <sub>UVLO</sub> = 1.375 V		5.2		μΑ
SHUTDOW	N		·			
$V_{IH}$	High-level input voltage, EN			1.9	3	V
V <sub>IL</sub>	Low-level input voltage, EN		0.6			V
POWER GO	OOD					
V <sub>OV</sub>	Feedback voltage limit for power good			650		
V <sub>UV</sub>	Feedback voltage limit for power good			530		mV
V <sub>PG_HYST</sub>	Powergood hysteresis voltage at FB pin			30		
R <sub>PGD</sub>	Pulldown resistance of PGD pin	V <sub>FB</sub> < 530 mV or V <sub>FB</sub> > 650 mV		7	20	Ω
I <sub>PDGLK</sub>	Leakage current	530 mV ≤ V <sub>FB</sub> ≤ 650 mV V <sub>PGOOD</sub> = 5V		7	12	μΑ
BOOT DIOD	DE		·			
$V_{DFWD}$	Bootstrap diode forward voltage	I <sub>BOOT</sub> = 5 mA	0.5	0.8	1.2	V
THERMAL	SHUTDOWN		-		,	
T <sub>JSD</sub>	Junction shutdown temperature (2)			150		00
T <sub>JSDH</sub>	Hysteresis <sup>(2)</sup>			20		°C

<sup>(2)</sup> Specified by design. Not production tested.

## 7.5 Dissipation Ratings

PACKAGE	AIRFLOW (LFM)	R <sub>θJA</sub> High-K Board <sup>(1)</sup> (°C/W)	Power Rating (W) T <sub>A</sub> = 25°C	Power Rating (W) T <sub>A</sub> = 85°C
PW	0 (Natural Convection)	110	0.90	0.36
	0 (Natural Convection)	49.2	2.0	0.81
RGY	200	41.2	2.4	0.97
	400	37.7	2.6	1.0

<sup>(1)</sup> Ratings based on JEDEC High Thermal Conductivity (High K) Board. For more information on the test method, see TI Technical Brief SZZA017.

## TEXAS INSTRUMENTS

## 7.6 Typical Characteristics




Figure 1. Input Current vs junction Temperature




Figure 2. Operating Current in Shutdown vs Junction Temperature




Figure 3. Powergood Leakage Current vs Junction Temperature





Figure 4. Current Limit Offset Voltage vs Junction Temperature








Figure 6. EN Threshold Voltages vs Junction Temperature

Submit Documentation Feedback

Copyright © 2007–2019, Texas Instruments Incorporated



## **Typical Characteristics (continued)**




Figure 7. Switching Frequency Change vs Junction Temperature




Figure 8. BP Short Circuit Current vs Junction Temperature




Figure 9. BP Dropout Voltage vs Junction Temperature






Figure 10. Undervoltage Lockout Threshold vs Junction Temperature

Turn On



**Temperature** 



4.2

4.0

3.9

Figure 12. BP Undervoltage Lockout Voltage vs Junction Temperature



## **Typical Characteristics (continued)**




Figure 13. Feedback Bias Current vs Junction Temperature




Figure 14. Relative Feedback Voltage Change vs Junction Temperature




Figure 15. Oscillator Frequency vs Timing Resistance

Submit Documentation Feedback




## 8 Detailed Description

#### 8.1 Overview

The TPS40195 is a flexible controller providing all the necessary features to construct a high performance DC-DC converter while keeping costs to a minimum. Support for pre-biased outputs eliminates concerns about damaging sensitive loads during startup. Strong gate drivers for the high side and rectifier N channel FETs decrease switching losses for increased efficiency. Adaptive gate drive timing minimizes body diode conduction in the rectifier FET, also increasing efficiency. Selectable short circuit protection thresholds and hiccup recovery from a short circuit increase design flexibility and minimize power dissipation in the event of a prolonged output fault. A dedicated enable pin (EN) allows the converter to be placed in a low quiescent current shutdown mode.

## 8.2 Functional Block Diagram





#### 8.3 Feature Description

### 8.3.1 Enable Functionality

The TPS40195 has a dedicated device enable (EN) pin. This simplifies user level interface design since no multiplexed functions exist. Another benefit is a true low power shutdown mode of operation. When the EN pin is pulled to GND, all unnecessary functions inside the IC, including the BP regulator, are turned off and the TPS40195 consumes a typical 165- $\mu$ A of current. A functionally equivalent circuit to the enable circuitry on the TPS40195 is shown in Figure 16.




Figure 16. TPS40195 EN Pin Internal Circuitry

If the EN pin is left floating, the chip starts automatically. The pin must be pulled to less than 600 mV for the TPS40195 to be in shutdown mode. Note that the EN pin is relatively high impedance. In some situations, there could be enough noise nearby to cause the EN pin to swing below the 600 mV threshold and give erroneous shutdown commands to the rest of the device. There are two solutions to this problem should it arise.

- 1. Place a capacitor from EN to GND. A side effect of this is to delay the start of the converter while the capacitor charges past the enable threshold
- 2. Place a resistor from VDD to EN. This causes more current to flow in the shutdown mode, but does not delay converter startup. If a resistor is used, the total current into the EN pin should be limited to no more than 500  $\mu$ A.

The ENABLE pin is self-clamping. The clamp voltage can be as low as 1 V with a 1-k $\Omega$  ground impedance. Due to this self-clamping feature, the pull-up impedance on the ENABLE pin should be selected to limit the sink current to less than 500  $\mu$ A. Driving the ENABLE pin with a low-impedance source voltage can result in damage to the device. Because of the self-clamping feature, it requires care when connecting multiple ENABLE pins together. For enabling multiple TPS4019x devices (TPS40190, TPS40192, TPS40193, TPS40195, TPS40197), see the Application Report SLVA509.



## Feature Description (continued)




Figure 17. TPS40195 EN Pin Start-up

## 8.3.2 Voltage Reference

The band gap cell is designed with a trimmed 0.591-V output. The 0.5% tolerance on the reference voltage allows the user to design a very accurate power supply.

#### 8.3.3 Oscillator and Synchronization

The TPS40195 has a programmable switching frequency of 100 kHz to 600 kHz using a resistor connected from the RT pin to GND. The relationship between switching frequency and the resistor from RT to GND is given in Equation 1.

$$f_{SW} = \frac{2.5 \times (10)^4}{R_{PT}}$$

where

- f<sub>SW</sub> is the switching frequency in kHz
- $R_{RT}$  is the resistor connected from RT to GND in  $k\Omega$

(1)

When the oscillator is programmed using this method, the SYNC pin is configured as an input. The device may be synchronized to a higher frequency than the free running frequency by applying a pulse train to the SYNC pin. For best results, limit the frequency of the pulse train applied to SYNC to 20% more than the free running frequency. The TPS40195 will synchronize to the falling edge of the pulse train applied to the SYNC pin.

The SYNC pin can also function as an output. To get this functionality, the RT pin must be connected to either GND or to BP. When this is done the oscillator will run at either 250 kHz or 500 kHz. SYNC can then be connected to other TPS40195 controllers (with their SYNC pins configured as an input) and the two or more controllers will synchronize to the same switching frequency. The output waveform on SYNC will be approximately a 50% duty cycle pulse train. The pull up is relatively weak, but the pull down is strong to insure that a good clean signal is presented to any devices that are to be synchronized. A summary is shown in Table 1.

Table 1. R<sub>T</sub> Connection and SYNC Pin Function

R <sub>T</sub> CONNECTION	SYNC PIN FUNCTION	SWITCHING FREQUENCY
Resistor to GND	Input	See Equation 1
GND	Output	250 kHz

Copyright © 2007–2019, Texas Instruments Incorporated




## Feature Description (continued)

Table 1. R<sub>T</sub> Connection and SYNC Pin Function (continued)

R <sub>T</sub> CONNECTION	SYNC PIN FUNCTION	SWITCHING FREQUENCY
ВР	Output	500 kHz

Using the TPS40195 with its RT pin connected to BP or to GND as a master clock source for another TPS40195 with a resistor connected from its RT pin to GND results in the two controllers operating at the same frequency but 180° out of phase.



## 8.3.4 Undervoltage Lockout (UVLO)

There are two separate UVLO circuits in the TPS40195. Both must be satisfied before the controller starts. One circuit detects the BP voltage and the other circuit detects voltage on the UVLO pin. The voltage on the BP pin (V<sub>BP</sub>) must be above 4.3 V in order for the device to start up.

The UVLO pin is generally used to provide a higher UVLO voltage than that which the BP UVLO circuit provides. This level is programmed using a resistor divider from V<sub>IN</sub> to GND with the tap connected to the UVLO pin of the TPS40195. Hysteresis is provided by a 5.2-μA current source that is turned on when the UVLO pin reaches the 1.26 V turn on threshold. The turnon level is determined by the divider ratio, and the hysteresis level is determined by the divider equivalent impedance.

To determine the resistor values for the UVLO circuit, a turnon voltage and turn off voltage must be known. Once these are known the resistors can be calculated in Equation 2 and Equation 3. The functional schematic is shown in Figure 20.

$$R1 = \frac{V_{ON} - V_{OFF}}{I_{UVLO}}$$

$$R2 = R1 \times \frac{V_{UVLO}}{V_{ON} - V_{UVLO}}$$
(2)

#### where

- V<sub>ON</sub> is the desired turnon voltage of the converter
- V<sub>OFF</sub> is the desired turn off voltage for the converter, must be less than V<sub>ON</sub>
- $I_{UVLO}$  is the hysteresis current generated by the device, 5.2  $\mu$ A (typical)
- V<sub>UVLO</sub> is the UVLO pin threshold voltage, 1.26 V (typical)

(3)

Submit Documentation Feedback

Copyright © 2007-2019, Texas Instruments Incorporated






Figure 20. Undervoltage Lockout

#### 8.3.5 Soft Start

The TPS40195 uses a digital closed loop soft start system. The soft-start ramp is generated internally by a counter and digital-to-analog converter (DAC) that ramps up the effective reference voltage to the error amplifier. The DAC supplies a voltage to the error amp that is used as the reference until that supplied voltage becomes greater than the 591-mV reference voltage. At that point soft start is complete and the 591-mV reference controls the output voltage. The ramp rate is dependent on the oscillator frequency as each step in the DAC takes one clock cycle from the oscillator. The user can choose from three ramp rates, or DAC counter widths depending on viewpoint, for any given switching frequency by connecting the SS\_SEL pin to GND, BP pin or letting the pin float. The possibilities are summarized in Table 2.

**Table 2. Soft-Start Clock Cycles** 

SS_SEL CONNECTION	CLOCK CYCLES IN 1-V RAMP (NDAC)
GND	2048
Floating	1024
ВР	512

The ramp output from the soft-start DAC is 1 V in amplitude. Since the soft start is closed loop and reference voltage of the device is actually 591 mV, the actual ramp time is less than the time it takes for the SS ramp to finish and reach 1 V. The actual soft-start time is the amount of time that it takes for the internal soft-start ramp to reach the 591-mV reference level. The soft-start time can be found using Equation 4.

$$t_{SS} = 0.591 \times \frac{N_{DAC}}{f_{SW}}$$

where

• N<sub>DAC</sub> is the number of 1-V DAC ramp cycles from Table 2

f<sub>SW</sub> is the switching frequency in Hz

(4)



### 8.3.6 Selecting the Short Circuit Threshold

An over current is detected by sensing a voltage drop across the low-side FET when it is on, and across the high-side FET when it is on. If the voltage drop across either FET exceeds the short circuit threshold in any given switching cycle, a counter increments one count. If the voltage across the high-side FET was higher that the short circuit threshold, that FET is turned off early. If the voltage drop across either FET does not exceed the short circuit threshold during a cycle, the counter is decremented for that cycle. If the counter fills up (a count of 7) a fault condition is declared and the drivers turn off both MOSFETs. After a timeout of approximately 40 ms, the controller attempts to restart. If a short circuit remains present at the output, the current quickly ramps up to the short circuit threshold and another fault condition is declared and the process of waiting for the 40 ms and attempting to restart repeats.

The current limit threshold for the low-side FET is programmable by the user. To set the threshold a resistor is connected from the ILIM pin to GND. A current source inside the IC connected to the ILIM pin and this resistor set a voltage that is the threshold used for the overcurrent detection threshold. The low side threshold will increase as the low side on time decreases due to blanking time and comparator response time. See Figure 5 for changes in the threshold as the low-side FET conduction time decreases. Refer to Figure 21 for details on the functional equivalent schematic.




Figure 21. Overcurrent

$$I_{SCP(min)} = \frac{I_{ILIM(min)} \times R_{ILIM(min)} + V_{ILIMOFST(min)}}{R_{DS(on)(max)}}$$

$$I_{SCP(max)} = \frac{I_{ILIM(max)} \times R_{ILIM(max)} + V_{ILIMOFST(max)}}{R_{DS(on)(min)}}$$
(5)

#### where

- I<sub>S.P.</sub> is the short circuit current
- I<sub>ILIM</sub> is ILIM pin bias current, 9 μA (typical)
- R<sub>ILIM</sub> is the resistance connected from ILIM to GND
- $\bullet$  V<sub>ILIMOFST</sub> is the offset voltage of the low side current sense comparator,  $\pm 20 \text{ mV}$
- R<sub>DS(on)</sub> is the channel resistance of the low-side MOSFET

(6)

(7)

(8)



The short circuit protection threshold for the high-side MOSFET is fixed at 550-mV typical, 400-mV minimum with a 4000 ppm/°C temperature coefficient to help compensate for changes in the high side FET channel resistance as temperature increases. This threshold is in place to provide a maximum current output in the case of a fault. The maximum amount of current that can be sourced from a converter can be found by Equation 7.

$$I_{OUT(max)} = \frac{V_{ILIMH(min)}}{R_{DS(on)(max)}}$$

where

- I<sub>OUT(max)</sub> is the maximum current that the converter is specified to source
- V<sub>ILIMH(min)</sub> is the short circuit threshold for the high-side MOSFET (400 mV)
- R<sub>DS(on)max</sub> is the maximum resistance of the high-side MOSFET

If the required current from the converter is greater than the calculated I<sub>OUT(max)</sub>, a lower resistance high-side MOSFET must be chosen.

The length of time between restart attmepts after an output fault can be found from Equation 8.

$$t_{OFF} = \frac{7 \times N_{DAC}}{f_{SC}}$$

where

- N<sub>DAC</sub> is the number of 1-V DAC ramp cycles from Table 2.
- $f_{SW}$  is the switching frequency in Hz

#### 8.3.7 5-V Regulator

This device has an on board 5-V regulator that allows the parts to operate from a single voltage feed. No separate 5-V feed to the part is required. This regulator requires a minimum of 1  $\mu$ F of capacitance on the BP pin for stability. A ceramic capacitor is suggested for this purpose. Noise performance can be improved by increasing this capacitance to 4.7  $\mu$ F when driving FETs with more than 25-nC gate charge requirements.

This regulator can also be used to supply power to nearby circuitry, eliminating the need for a separate LDO in some cases. If this pin is used for external loads, be aware that this is the power supply for the internals of the TPS40195. While efforts have been made to reduce sensitivity, any noise induced on this line has an adverse effect on the overall performance of the internal circuitry and shows up as increased pulse jitter, or skewed reference voltage. Note that when the EN pin is pulled low, the BP regulator will be turned off and not available to supply power to external loads.

The amount of power available from this pin varies with the size of the power MOSFETs that the drivers must operate. Larger MOSFETs require more gate drive current and reduces the amount of power available on this pin for other tasks.

#### 8.3.8 Prebias Start-up

The TPS40195 contains a unique circuit to prevent current from being pulled from the output during start-up in the condition the output is prebiased. When the soft-start commands a voltage higher than the pre-bias level (internal soft-start becomes greater than feedback voltage [V<sub>FB</sub>]), the controller slowly activates synchronous rectification by starting the first LDRV pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensures that the out voltage (V<sub>OUT</sub>) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation with minimal disturbance to the output voltage. The amount of time from the start of switching until the low-side MOSFET is turned on for the full 1-D interval is defined by 32 clock cycles.



#### 8.3.9 Drivers

The drivers for the external HDRV and LDRV MOSFETs are capable of driving a gate-to-source voltage of 5 V. The LDRV driver switches between VDD and GND, while HDRV driver is referenced to SW and switches between BOOT and SW. The drivers have non-overlapping timing that is governed by an adaptive delay circuit to minimize body diode conduction in the synchronous rectifier. The drivers are capable of driving MOSFETS that are appropriate for a 15-A converter if power dissipation requirements are met.

#### 8.3.10 Power Good

The TPS40195 provides an indication that output power is good for the converter. This is an open-drain signal and pulls low when any condition exists that would indicate that the output of the supply might be out of regulation. These conditions include:

- V<sub>FB</sub> > ±10% from nominal
- soft-start is active
- a undervoltage condition exists for the device
- · a short circuit condition has been detected
- die temperature is over (150°C)

#### NOTE

When there is no power to the device, PGOOD is not able to pull close to GND if an auxiliary supply is used for the power good indication. In this case, a built in resistor connected from drain to gate on the PGOOD pull down device makes the PGOOD pin look approximately like a diode to GND.

#### 8.3.11 Thermal Shutdown

Thermal shutdown If the junction temperature of the device reaches the thermal shutdown limit of 150°C, the PWM and the oscillator is turned off and HDRV and LDRV are driven low, turning off both FETs. When the junction cools to the required level (130°C nominal), the PWM initiates soft start as during a normal power up cycle.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS40195 is a flexible controller providing all the necessary features to construct a high performance DC-DC converter while keeping costs to a minimum. The threshold is set with a single external resistor connected from ILIM to GND.

## 9.2 Typical Applications

#### 9.2.1 Typical Application 1

This section discusses basic buck converter design. Designers already familiar with the design of buck converters can skip to the next section *Component Selection* of this design example.




Figure 22. TPS40195 Design Example Schematic

#### 9.2.1.1 Design Requirements

**Table 3. Example Electrical Characteristics** 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
V <sub>IN</sub>	Input voltage		10.8	12.0	13.2	V
	land summed	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 10 A		1.7	1.8	Α
IN	Input current	No load, V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 0 A			5	mA



## **Typical Applications (continued)**

Table 3. Example Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN_ UVLO_OFF	Undervoltage lockout turn off threshold	0 A ≤ I <sub>OUT</sub> ≤ 10 A	5.4	6.0	6.6	V
VIN_UVLO _ON	Undervoltage lockout turn on threshold	0 A ≤ I <sub>OUT</sub> ≤ 10 A	6.6	7.0	7.6	V
OUTPUT						
V <sub>OUT</sub>	Input voltage range	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 5	1.75	1.80	1.85	V
	Line regulation	10.8 ≤ V <sub>IN</sub> ≤ 13.2 V			0.5%	
	Load regulation	0 A ≤ I <sub>OUT</sub> ≤ 10 A			0.5%	
V <sub>OUT(ripple)</sub>	Output voltage ripple	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 10 A			100	$mV_{P-P}$
I <sub>OUT</sub>	Output current	10.8 ≤ V <sub>IN</sub> ≤ 13.2 V	0	5	10	Α
I <sub>OCP</sub>	Output overcurrent inception point	V <sub>IN</sub> = 12 V, V <sub>OUT</sub> = (V <sub>OUT</sub> - 5)	14	20	43	А
ΔΙ	Transient response load step	10 A $\leq I_{OUT(max)} \leq 0.2 \times (I_{OUT(max)})$		8		Α
	Transient response load slew rate			5		A/μs
	Transient response overshoot			200		mV
	Transient response settling time			1		ms
SYSTEM						
f <sub>SW</sub>	Switching frequency		240	300	360	kHz
ηΡΚ	Peak efficiency	V <sub>IN</sub> = 12 V, 0 A ≤ I <sub>OUT</sub> ≤ 10 A		90%		
η	Efficiency at full load	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 10 A		87%		
T <sub>OP</sub>	Operating temperature range	10.8 ≤ V <sub>IN</sub> ≤ 13.2 V, 0 A ≤ I <sub>OUT</sub> ≤ 10 A	-40	25	85	°C
MECHANICA	AL					
W	Width			1.6		
L	Length			in		
h	Height			0.26		

#### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Output Inductor, L<sub>OUT</sub>

Equation 9 can be used to calculate L<sub>OUT</sub>.

$$L_{OUT} = \frac{V_{OUT}}{V_{IN(max)}} \times \frac{(V_{IN(max)} - V_{OUT})}{f_{SW} \times I_{RIPPLE}} = \frac{1.8 \, \text{V}}{13.2 \, \text{V}} \times \frac{(13.2 \, \text{V} - 1.8 \, \text{V})}{300 \, \text{kHz} \times 2.0} = 2.59 \, \mu\text{H}$$

where

I<sub>RIPPLE</sub> = the allowable ripple current in the inductor, 20% of maximum I<sub>OUT</sub>
 (9)

For this design a 2.5- $\mu$ H inductor from Coilcraft is used. I<sub>RIPPLE</sub> is recalculated using Equation 10 and a 2.5- $\mu$ H inductor value to give a new estimate of I<sub>RIPPLE</sub> of 2.1 A .

$$I_{\text{RIPPLE}} = \frac{V_{\text{OUT}}}{V_{\text{IN(max)}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}})}{f_{\text{SW}} \times L_{\text{OUT}}} = \frac{1.83 \,\text{V}}{13.2 \,\text{V}} \times \frac{(13.2 \,\text{V} - 1.83 \,\text{V})}{300 \,\text{kHz} \times 2.5 \,\mu\text{H}} = 2.10 \,\text{A}$$
(10)

With this I<sub>RIPPLE</sub> value, the RMS and peak current flowing in L<sub>OUT</sub>can be calculated.

$$I_{LOUT\_RMS} = \sqrt{\left(I_{OUT}\right)^2 + \frac{\left(I_{RIPPLE}\right)^2}{12}} = \sqrt{\left(10\right)^2 + \frac{\left(2.10\right)^2}{12}} = 10.02 \,\text{A}$$
(11)

$$I_{PK} = I_{OUT} + \frac{I_{RIPPLE}}{2} = 10 + \frac{2.10}{2} = 11.05 A$$
 (12)



#### 9.2.1.2.2 Output Capacitor, Cour

The capacitance value is selected to be greater than the largest value calculated from Equation 13 and Equation 14.

$$C_{OUT} = \frac{L_{OUT} \times \left(I_{STEP}\right)^{2}}{2 \times V_{UNDER} \times D_{MAX} \times \left(V_{IN(min)} - V_{OUT}\right)} = \frac{2.5 \,\mu H \times \left(8\right)^{2}}{2 \times 200 \,mV \times 90\% \times \left(10.8 \,V - 1.8 \,V\right)} = 71.68 \,\mu F \tag{13}$$

$$C_{OUT} = \frac{L_{OUT} \times \left(I_{STEP}\right)^2}{2 \times V_{OVER} \times V_{OUT}} = \frac{2.5 \,\mu H \times 8^2}{2 \times 200 \,mV \times 1.8 \,V} = 222.2 \,\mu F \tag{14}$$

$$ESR = \frac{V_{RIPPLE}}{I_{RIPPLE}} = \frac{100 \,\text{mV}}{2.1 \text{A}} = 47 \,\text{m}\Omega \tag{15}$$

From Equation 13, Equation 14 and Equation 15, the capacitance for  $C_{OUT}$  should be greater than 223  $\mu F$  and its ESR should be less than 47 m $\Omega$ . Three 100- $\mu F$ , 6.3-V, X5R ceramic capacitors are chosen. Each capacitor has an ESR of 5 m $\Omega$ .

#### 9.2.1.2.3 Input Capacitor, CIN

The input capacitor is selected to handle the ripple current of the buck stage. A relatively large capacitance is used to keep the ripple voltage on the supply line low. This is especially important were the supply line has a high impedance. It is recommended that the supply line impedance be kept low. The input capacitor RMS current can be calculated using Equation 16.

$$I_{CAP(RMS)} = \sqrt{\left[\left(I_{OUT} - \frac{V_{OUT}}{V_{IN}} \times I_{OUT}\right)^{2} + \frac{\left(I_{RIPPLE}\right)^{2}}{12}\right]} \times \frac{V_{OUT}}{V_{IN}} + \left(\frac{V_{OUT}}{V_{IN}} \times I_{OUT}\right)^{2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(16)

The RMS current in the input capacitor is 3.56 A. Two 22- $\mu$ F, size 1206 capacitors using X7R material has a typical dissipation factor of 5%. For a 22- $\mu$ F capacitor at 300 kHz the ESR is approximately 5 m $\Omega$ . Two of these capacitors are used in parallel. The power dissipation in each capacitor is less than 16 mW. A 470- $\mu$ F, 25-V electrolytic is added to maintain the voltage on the input rail.

#### 9.2.1.2.4 Switching MOSFET, Q<sub>SW</sub>

The following key parameters must be met by the selected MOSFET.

 Drain-to-source voltage, V<sub>DS</sub>, must be able to withstand the input voltage plus spikes that may be on the switching node. For this design a V<sub>DS</sub> rating of between 25 V and 30 V is recommended.

$$I_{QSW(rms)} = \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \left( \left( I_{OUT(max)} \right)^2 + \frac{\left( I_{RIPPLE} \right)^2}{12} \right)$$
(17)

For this design I<sub>DD</sub> should be greater than 4.1 A

 Gate source voltage, V<sub>gs</sub>, must be able to withstand the gate voltage from the control device. For the TPS40195 this is 5 V.

Target efficiency for this design is 90%. Based on 1.8-V output and 10-A operating current this equates to a power loss in the module of 1.8 W. The design allocates this power budget equally between the two power FETS and the inductor The equations below are used to calculate the power loss, P<sub>OSW</sub>, in the switching MOSFET.

$$P_{GATE} = Q_{g(TOT)} \times V_g \times f_{SW}$$
(18)

$$P_{QSW} = P_{CON} + P_{SW} + P_{GATE}$$
(19)



$$P_{CON} = R_{DS(on)} \times \left(I_{QSW(rms)}\right)^{2} = R_{DS(on)} \times \frac{V_{OUT}}{V_{IN}} \times \left(\left(I_{OUT}\right)^{2} + \frac{\left(I_{RIPPLE}\right)^{2}}{12}\right)$$

$$P_{SW} = V_{IN} \times f_{S} \times \left[\frac{\left(I_{OUT} + \frac{I_{RIPPLE}}{2}\right) \times \left(Q_{gs1} + Q_{gd}\right)}{I_{g}}\right]$$
(20)

where

- P<sub>CON</sub> is conduction losses
- P<sub>SW</sub> is switching losses
- P<sub>GATE</sub> is gate drive losses
- Q<sub>ad</sub> is drain source charge or miller charge
- Q<sub>gs1</sub> is gate source post threshold charge
- I<sub>a</sub> is gate drive current
- $\bullet \quad Q_{g(TOT)}$  is total gate charge from 0 V to the gate voltage

Equation 22 and Equation 23 describe the preliminary values for  $R_{DS(on)}$  and  $(Q_{gs1}+Q_{gd})$ . Note output losses due to  $Q_{OSS}$  and gate losses have been ignored here. Once a MOSFET is selected these parameters can be added. The switching MOSFET for this design should have an  $R_{DS}$  (on) of less than 20 m $\Omega$ . The sum of  $Q_{gd}$  and  $Q_{gs1}$  should be approximately 14.8 nC. . The Vishay SI7860ADP was selected for this design. This device has an  $R_{DS(on)}$  of 9 m $\Omega$  and a  $(Q_{gs1}+Q_{gd})$  of 13 nC. The estimated conduction losses are 0.135 W and the switching losses are 0.297 W. This gives a total estimated power loss of 0.432 W versus 0.6 W for our initial boundary condition. Note this does not include gate losses of approximately 10 mW.

#### 9.2.1.2.5 Rectifier MOSFET, Q<sub>SR</sub>

Similar criteria as used above apply to the rectifier MOSFET. One significant difference however, is that the rectifier MOSFET switches with nearly zero voltage across its drain and source so its switching losses are nearly zero. There are losses from the source to drain body diode that occur as it conducts during the delay before the FET turns on. The equations used to calculate the losses in the rectifier MOSFET are shown below.

$$P_{QSR} = P_{CON} + P_{BD} + P_{GATE}$$
(22)

$$P_{CON} = R_{DS(on)} \times \left(I_{QSW(rms)}\right)^{2} = R_{DS(on)} \times \frac{V_{OUT}}{V_{IN}} \times \left(\left(I_{OUT}\right)^{2} + \frac{\left(I_{RIPPLE}\right)^{2}}{12}\right)$$
(23)

$$P_{GATE} = Q_{g(TOT)} \times V_g \times f_{SW}$$
(24)

$$P_{BD} = V_f \times I_{OUT} \times (t_1 + t_2) \times f_S$$

where

- P<sub>BD</sub> is the body diode loss
- t<sub>1</sub> is the body diode conduction prior to turn-on of channel (57nS)
- t<sub>2</sub> is the body diode conduction after turn-off of channel (14nS)
- V<sub>f</sub> is the body diode forward voltage

Estimating the body diode losses based on a forward voltage of 1.0 V yields 0.162 W. The gate losses are unknown at this time so assume 0.1 W gate losses. This leaves 0.338 W for conduction losses. Using this figure a target  $R_{DS(on)}$  of 4.0 m $\Omega$  was calculated. The SI7886ADP has an  $R_{DS(on)}$  maximum of 4.8 m $\Omega$  and was used for this design.



Using the parameters from its data sheet the actual expected power losses were calculated. Conduction loss is 0.394 W, body diode loss is 0.210 W and the gate loss was 0.063 W. This totals 0.667 W associated with the rectifier MOSFET.

The ratio between  $C_{gs}$  and  $C_{gd}$  should be greater than one. The Si7886 capacitor meets this criterion and helps reduce the risk of dv/dt induced turn on of the rectifier MOSFET. If this is likely to be a problem a small resistor may be added in series with the boost capacitor,  $C_{BOOST}$ . to slow the turn on speed of  $Q_{SW}$  at the expense of increased switching losses in that device.

### 9.2.1.2.6 Component Selection for the TPS40195

#### 9.2.1.2.6.1 Timing Resistor, $R_T$

The timing resistor is calculated using the following equation.

$$R_{T} = \frac{2.5 \times (10)^{7}}{f_{S}} = \frac{2.5 \times (10)^{7}}{300} = 83.3 \text{k}\Omega$$
(26)

A standard value resistor of 82.5 k $\Omega$  is used.

#### 9.2.1.2.6.2 Setting UVLO

The equations below are used to set the UVLO voltages.

$$R_{UVLO1} = \frac{V_{ON} - V_{OFF}}{I_{UVLO}} = \frac{7 - 6}{5.2 \times (10)^{-6}} = 192.3 \text{ k}\Omega$$
(27)

$$R_{UVLO2} = R_{UVLO1} \times \frac{V_{UVLO}}{(V_{ON} - V_{UVLO})} = 192.3 \text{ k}\Omega \times \frac{1.26}{7 - 1.26} = 42.2 \text{ k}\Omega$$
(28)

The UVLO threshold voltage ( $V_{UVLO}$ ) is 1.26 V. The module has a turn on voltage of 7 V and a turn off voltage of 6 V. This sets  $R_{UVLO1}$ to 191  $k\Omega$ , the nearest standard value. The second resistor  $R_{UVLO2}$  is 42.2  $k\Omega$ .

#### 9.2.1.2.6.3 Setting the Soft-Start Time

The selection of the soft start time should be greater than the time constant of the output filter,  $L_{OUT}$  and  $C_{OUT}$ . This time is given in Equation 29 and Equation 30.

$$t_{\text{START}} \ge 2\pi \times \sqrt{L_{\text{OUT}} \times C_{\text{OUT}}}$$
 (29)

$$t_{START} \ge 6.28 \times \sqrt{2.5 \times (10)^{-6} \times 300 \times (10)^{-6}} = 0.172 \text{ms}$$
 (30)

The soft-start time is determined using Equation 31 . The TPS40195 uses a counter operating at the clock frequency that increments an internal DAC until it reaches the turn on threshold voltage of 0.591 V. The number of counts required to reach this threshold is determined by one of three settings on the SS pin. In this case, the pin is floating (with a small bypass capacitor) which sets the clock count ( $N_{DAC}$ ) to 1024 and the soft-start time is 2.0 ms

$$t_{SS} = 0.591 \times \frac{N_{DAC}}{f_{SW}} = 0.591 \times \frac{1024}{300} = 2.0 \,\text{ms}$$
 (31)

#### 9.2.1.2.6.4 Short-Circuit Protection, R<sub>ILIM</sub>

Short-circuit protection is programmed using the  $R_{ILIM}$  resistor. Selection of this resistor depends on the  $R_{DS(on)}$  of the switching MOSFET and the required short circuit current trip point,  $I_{SCP}$ . The minimum  $I_{SCP}$  must exceed the sum of the output current, the peak ripple current, and the output capacitor charging current during start up. Equation 30 gives this minimum.



$$I_{SCP} \ge \frac{C_{OUT} \times V_{OUT}}{t_{START}} + I_{PK} = \frac{300 \times (10)^{-6} \times 1.8}{2 \times (10)^{-3}} + 11.05 = 11.32 A$$
(32)

The minimum short circuit current trip point for this design is set to 14 A. Equation 33 is then used to calculate the minimum  $R_{ILIM}$  value.

$$R_{ILIM\left(min\right)} = \frac{R_{DS\left(on\right)\left(max\right)} \times I_{SCP\left(min\right)} - V_{ILIMOFSET\left(min\right)}}{I_{LIM\left(min\right)}} = \frac{\left(4.88 \times \left(10\right)^{-3} \times 14\right) + 20\,\text{mV}}{7.0 \times \left(10\right)^{-6}} = 12.6\,\text{k}\Omega \tag{33}$$

 $R_{ILIM}$  is calculated to be 12.6 k $\Omega$  . The closest standard value of 12.7 k $\Omega$  is used. The minimum and maximum short circuit current can be calculated using Equation 34 and Equation 35 .

$$I_{SCP(min)} = \frac{I_{ILIM(min)} \times R_{ILIM(min)} + V_{ILIMOFST(min)}}{R_{DS(on)(max)}}$$
(34)

$$I_{SCP(max)} = \frac{I_{ILIM(max)} \times R_{ILIM(max)} + V_{ILIMOFST(max)}}{R_{DS(on)(min)}}$$
(35)

The minimum I<sub>SCP</sub> is 14 A and the maximum is 46 A.

### 9.2.1.2.6.5 Voltage Decoupling Capacitors, $C_{BP}$ , and $C_{VDD}$

Two pins on the TPS40195 have DC voltages. It is recommended to add small decoupling capacitors to these pins. Below are the recommended values.

- C<sub>RP</sub> = 4.7 μF
- C<sub>VDD</sub> = 0.1 μF

#### 9.2.1.2.6.6 Boost Voltage, $C_{BOOST}$ and $D_{BOOST}$ (optional)

Selection of the boost capacitor is based on the total gate charge of the switching MOSFET and the allowable ripple on the boost voltage,  $V_{BOOST}$ . A ripple of 0.2 V is assumed for this design. Using these two parameter and equation (26) the minimum value for  $C_{BOOST}$  can be calculated.

$$C_{BOOST} > \frac{Q_{g(TOT)}}{\Delta V_{BOOST}}$$
 (36)

The total gate charge of the switching MOSFET is 13.3 nC. A minimum  $C_{BOOST}$  of 0.066- $\mu F$  is required. A 0.1- $\mu F$  capacitor was chosen. This capacitor must be able to withstand the maximum input voltage plus the maximum voltage on BP. This is 16 V plus 5.4 V which is 21.4 V. A 50-V capacitor is used.

To reduce losses in the TPS40195 and to increase the available gate voltage for the switching MOSFET an external diode can be added between the BP pin and the BOOST pin of the device. A small signal schottky should be used here, such as the BAT54.

## 9.2.1.2.6.7 Closing the Feedback Loop $R_{Z1}$ , $R_{P1}$ , $R_{P2}$ , $R_{SET1}$ , $R_{SET2}$ , $C_{Z2}$ , $C_{P2}$ AND $C_{PZ1}$

A graphical method is used to select the compensation components. This is a standard feedforward buck converter. Its PWM gain is given by the following equation.

$$K_{PWM} \cong \frac{V_{IN}}{V_{RAMP}}$$
(37)

The gain of the output LC filter is given in Equation 38.



$$K_{LC} = \frac{\left(1 + s \times ESR \times C_{OUT}\right)}{1 + s \times \left(\frac{L_{OUT}}{R_{OUT}}\right) + \left(s\right)^{2} \times L_{OUT} \times C_{OUT}}$$
(38)

The equation for the PWM and LC gain is:

$$G_{e}(s) = K_{PWM} \times K_{LC} = \frac{V_{IN}}{V_{RAMP}} \times \frac{\left(1 + s \times ESR \times C_{OUT}\right)}{1 + s \times \left(\frac{L_{OUT}}{R_{OUT}}\right) + \left(s\right)^{2} \times L_{OUT} \times C_{OUT}}$$
(39)

To plot this on a Bode plot the DC gain must be expressed in dB. The DC gain is equal to K<sub>PWM</sub>. To express this in dB we take its LOG and multiple by 20. For this converter the DC gain is:

DC gain = 
$$20 \times LOG\left(\frac{V_{IN}}{V_{RAMP}}\right) = 20 \times LOG(12) = 21.6 dB$$
 (40)

Also calculate the pole and zero frequencies. A double pole is associated with the LC and a zero is associated with the ESR of the output capacitance. The frequency at where these occur can be calculated using Equation 41.

$$f_{LC\_Pole} = \frac{1}{2\pi \times \sqrt{L_{OUT} \times C_{OUT}}} = 5.8 \text{kHz}$$
(41)

$$f_{ESR\_Zero} = \frac{1}{2\pi \times ESR \times C_{OUT}} = 318 \,\text{kHz} \tag{42}$$

A Bode plot of the PWM and LC filter is shown in Figure 23.





Figure 23. PWM and L-C Filter Gain

A Type-III compensation network, shown in Figure 24, is used for this design. A typical bode plot of a Type-III compensation network is shown below in Figure 25.





The output voltage, the high-frequency gain and the break (pole and zero) frequencies are calculated using the following equations.

$$R_{SET} = \frac{\left(V_{REGF} \times R_{Z1}\right)}{\left(V_{OUT} - V_{REF}\right)}$$
(43)

$$R_{SET} = \frac{0.591 \times 51 k\Omega}{1.8 - 0.591} = 24.9 k\Omega$$
(44)

Gain = 
$$\frac{R_{PZ2} \times \left(R_{Z1} + R_{P1} + \left(\frac{1}{2\pi f_{c} \times C_{PZ1}}\right)\right)}{R_{Z1} \left(R_{P1} + \frac{1}{2\pi f_{C} \times C_{PZ1}}\right)}$$
(45)

$$f_{P1} = \frac{1}{2\pi \times R_{P1} \times C_{PZ1}} \tag{46}$$

$$f_{P2} = \frac{C_{P2} + C_{Z2}}{2\pi \times R_{PZ2} \times C_{P2} \times C_{Z2}} \approx \frac{1}{2\pi \times R_{PZ2} \times C_{P2}}$$
(47)

$$f_{Z1} = \frac{1}{2\pi \times R_{Z1} \times C_{PZ1}}$$
 (48)

$$f_{Z2} = \frac{1}{2\pi \times (R_{PZ2} + R_{P1}) \times C_{Z2}} \approx \frac{1}{2\pi \times R_{PZ2} \times C_{Z2}}$$
(49)

Steps in closing the feedback loop.

- 1. Place one zero well below the L-C double pole at 5.8 kHz ( $f_{Z_1}$ =2.1 kHz)
- 2. Place the second zero near the double pole  $f_{Z2}$  at 5.8 kHz.
- 3. Place one pole well above the desired cross over frequency, selected as one sixth the switching frequency,  $f_{CO1} = 50 \text{ kHz}$ ,  $f_{P1} = 300 \text{ kHz}$

Submit Documentation Feedback

Copyright © 2007–2019, Texas Instruments Incorporated



- 4. Place the second pole near the ESR zero of the output capacitors of 318 kHz.  $f_{P2}$  = 318 kHz
- 5. The high frequency gain must be such that the over all system has 0 dB at the required crossover frequency. This gain is -1 times the sum of the modulator gain and the gain of the output stage at the crossover frequency of 50 kHz.

Using these values and the above equations calculate the setpoint and the Rs and Cs around the compensation network using the following procedure.

- 1. Set  $R_{71} = 51 \text{ k}\Omega$
- 2. Calculate  $R_{SET}$  using Equation 43. For this module  $R_{SET}$  = a standard 1% value = 24.9 k $\Omega$ .
- 3. Using Equation 48 and  $f_{Z1}$  = 1.8 kHz,  $C_{PZ1}$  can be calculated to be 1500 pF,  $F_{P1}$  and Equation 46 yields  $R_{P1}$  to be 363  $\Omega$  and the standard value 357  $\Omega$  is used.
- 4. From Figure 23, the required gain is calculated at 15.8 dB. Equation 45 sets the value for  $R_{PZ2}$ . A resistor for  $R_{PZ2}$  with value of 12.7 k $\Omega$  is used.  $C_{Z2}$  is calculated using Equation 49 and the desired frequency for the second zero,  $C_{Z2}$  = 1475 pF. A 2200 pF capacitor is used.
- 5.  $C_{P2}$  is calculated using the second pole frequency and Equation 47,  $C_{P2}$  = 37 pF. A 33-pf capacitor is used.

## 9.2.1.2.7 Application Curve




Figure 26. Final Bode Plot



## 9.2.2 Typical Application 2

This example demonstrates the performance of the TPS40195 in a design that produces 5 A of output current at a voltage of 3.3 V. The input for this design is  $12 \text{ V} \pm 10\%$ .




Figure 27. Design Example 2 Schematic

## 9.2.2.1 Design Requirements

Table 4. Design Example 2 Bill of Materials

QTY	RefDes	Value	Description	Size	Part Number	MFR
1	C1	25 μF	Capacitor, Aluminun, 25V, SM ±20%	0.406 in × 0.457 in	EEVFK1E471P	Panasonic
2	C2	22 μF	Capacitor, Ceramic, 16V, XR5, 20%	0603	Std	Std
1	C4	8.2 nF	Capacitor, Ceramic, 16V, X7R, 10%	0603	Std	Std
1	C5	220 pF	Capacitor, Ceramic, 16V, X7R, 10%	0603	Std	Std
3	C6, C7, C13	100 nF	Capacitor, Ceramic, 16V, X7R, 10%	0603	Std	Std
1	C8	1 nF	Capacitor, Ceramic, 50V, X7R,10%	0805	Std	Std
1	C9	47 μF	Capacitor, Ceramic, 6.3V, X5R, 20%	1210	C3225X5R0J476M	TDK
1	C12	4.7 μF	Capacitor, Ceramic, 10V, X5R, 10%		Std	Std
1	C14	1 nF	Capacitor, Ceramic, 16V, X7R, 10%	0603	Std	Std
1	L1	800 nH	Inductor, SMT, 31A	0.512 × 0.571 PG0077.801 inch		Pulse
1-	Q1	Si7860DP	MOSFET, N-Ch, 30V, 15A, 11mΩ	SOT-8 PWRPAK	Si7860DP	Vishay
1	Q2	Si7868DP	MOSFET, N-Ch, 20V, 2.75 m $\Omega$ , 25 A	SOT-8 PWRPAK	Si7868DP	Vishay
3	R2, R3, R6	2.32 kΩ	Resistor, Chip, 1/16W, 5%	0603	Std	Std
1	R5	2.2 kΩ	Resistor, Chip, 1/16W, 5%	0603	Std	Std
1	R7	7.5 kΩ	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R9	100 kΩ	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R10	49.9 kΩ	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R11	10 kΩ	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	U1	TPS40195PW	4.5-V to 20-V Synchronous Buck Controller	TSSOP-16	TPS40195PW	TI

Product Folder Links: TPS40195


Copyright © 2007-2019, Texas Instruments Incorporated



### 9.2.2.2 Detailed Design Procedure

See Detailed Design Procedure.

### 9.2.2.3 Application Curves



## 9.2.3 Typical Application 3

This design delivers 1 A to 3 A from a 10-V supply. The output voltage may be adjusted from 1 V to 5 V with a single resistor. The part has  $57^{\circ}$  of phase margin at a crossover frequency of 59 kHz. The design is built on a double sided PC board with an active area of  $1.5 \text{ cm} \times 3 \text{ cm}$ .




Figure 30. Design Example 3 Schematic



## 9.2.3.1 Design Requirements

## Table 5. Example 3 Bill of Materials


QTY	RefDes	Value	Description	Size	Part Number	MFR
1	C1	22 μF	Capacitor, Aluminun, 16V, X7R, 20%	1210	Std	TDK
2	C2	22 μF	Capacitor, Ceramic, 16V, XR5, 20%	1210	Std	TDK
1	C4	4700 pF	Capacitor, Ceramic, 25V, X7R, 20%	0402	Std	Std
1	C5	10 pF	Capacitor, Ceramic, 25V, X7R, 20%	0402	Std	Std
2	C6, C7	100 nF	Capacitor, Ceramic, 25V, X7R, 20%	0603	Std	Std
1	C8	2.2 nF	Capacitor, Ceramic, 25V, X7R, 20%	0402	Std	Std
1	C12	4.7 μF	Capacitor, Ceramic, 6.3V, X5R, 20%	0603	Std	Std
1	C13	10 pF	Capacitor, Ceramic, 25V, X7R, 20%	0603	Std	Std
1	C14	470 pF	Capacitor, Ceramic, 25V, X7R, 20%	0402	Std	Std
4	C15	10 μF	Capacitor, Ceramic, 6.3V, X5R, 20%	0805	C2012X5R0J106M	TDK
1	L2	15 μΗ	Inductor, SMT, 4.2A, 24 mΩ,	0.394 × 0.3941 inch	SLF120565T-150M4R2-PF	TDK
1	Q1	SP8K4	XSTR, MOSFET, Dual N-Ch,30V, 9A	SOP-8	SP8K4	Rohm
1	Q2	2N7002DICT	MOSFET, N-Ch, 60V, 115mA, 1.2Ω	SOT-23	2N7002DICT	Vishay
1	R2	24.3 kΩ	Resistor, Chip, 1/16W, x%	0402	Std	Std
1	R3	178 kΩ	Resistor, Chip, 1/16W, x%	0402	Std	Std
1	R5	11 kΩ	Resistor, Chip, 1/16W, x%	0402	Std	Std
1	R7	10.1 kΩ	Resistor, Chip, 1/16W, x%	0402	Std	Std
1	R9	39 kΩ	Resistor, Chip, 1/16W, x%	0402	Std	Std
1	R10	2.2 kΩ	Resistor, Chip, 1/16W, x%	0402	Std	Std
2	R11, R13	51 kΩ	Resistor, Chip, 1/16W, x%	0402	Std	Std
1	R14	20 kΩ	Resistor, Chip, 1/16W, x%	0402	Std	Std
1	U1	TPS40195PW	4.5-V to 20-V Synchronous Buck Controller	TSSOP-16	TPS40195PW	TI



### 9.2.3.2 Detailed Design Procedure

See Detailed Design Procedure.

## 9.2.3.3 Application Curves



## 10 Layout

## 10.1 Layout Guidelines


- Keep the input switching current loop as small as possible.
- Place the input capacitor (C<sub>IN</sub>) close to the top switching FET The output loop current loop should also be kept as small as possible.
- Keep the SW node as physically small as possible to minimize parasitic capacitance and to minimize radiated emissions Kelvin connections should be brought from the output to the feedback pin (FB) of the device.
- Keep analog and non-switching components away from switching components.
- The gate drive trace should be as close to the power FET's gate as possible.
- Make a single point connection from the signal ground to power ground.
- Do not allow switching current to flow under the device.

Copyright © 2007–2019, Texas Instruments Incorporated

Submit Documentation Feedback



## 10.2 Layout Examples



- 1. Keep these loops as short as possible. Run out and return lines close together.
- 2. Keep the switch node area as small as possible
- 3. Keep Signal and Power Grounds separate. Connect into a general power plane on one layer.

Figure 33. Layout Suggestion



## **Layout Examples (continued)**

Input capacitors near DRAIN of top FET




Figure 34. Board Layout

Copyright © 2007–2019, Texas Instruments Incorporated Product Folder Links: *TPS40195* 



## 11 Device and Documentation Support

### 11.1 Device Support

## 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.2 Device Support

#### 11.2.1 Related Parts

The following parts have characteristics similar to the TPS40195 and may be of interest.

#### **Table 6. Related Parts**

DEVICE	DESCRIPTION
TPS40100	Midrange Input Synchronous Controller with Advanced Sequencing and Output Margining
TPS40075	Wide Input Synchronous Controller with Voltage Feed Forward
TPS40190	Low Pin Count Synchronous Buck Controller
TPS40192/3	4.5V to 18V Input, Low Pin Count, Synchronous Buck Controller with Power Good

## 11.3 Documentation Support

#### 11.3.1 Related Documentation

These references may be found on the web at www.power.ti.com under Technical Documents. Many design tools and links to additional references, including design software, may also be found at www.power.ti.com

- Under The Hood Of Low Voltage DC/DC Converters, SEM 1500 Topdevice 5, 2002 Seminar Series
- Understanding Buck Power Stages in Switch-mode Power Supplies, SLVA057, March 1999
- Design and Application Guide for High Speed MOSFET Gate Drive Circuits, SEM 1400, 2001 Seminar Series
- Designing Stable Control Loops, SEM 1400, 2001 Seminar Series
- Additional PowerPAD<sup>TM</sup> information may be found in Applications Briefs SLMA002 and SLMA004
- QFN/SON PCB Attachment, Texas Instruments Literature Number SLUA271, June 2002

#### 11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.5 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.6 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



## 11.7 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 13-Aug-2021

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS40195PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40195	Samples
TPS40195PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40195	Samples
TPS40195RGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40195	Samples
TPS40195RGYT	ACTIVE	VQFN	RGY	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40195	Samples
TPS40195RGYTG4	ACTIVE	VQFN	RGY	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	40195	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Apr-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40195PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS40195RGYR	VQFN	RGY	16	3000	330.0	12.4	3.71	4.21	1.11	8.0	12.0	Q1
TPS40195RGYT	VQFN	RGY	16	250	180.0	12.5	3.71	4.21	1.11	8.0	12.0	Q1



www.ti.com 17-Apr-2023



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40195PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TPS40195RGYR	VQFN	RGY	16	3000	338.0	355.0	50.0
TPS40195RGYT	VQFN	RGY	16	250	338.0	355.0	50.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Apr-2023

## **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS40195PW	PW	TSSOP	16	90	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## RGY (R-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



## RGY (R-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated