SDAS231A ~ JUNE 1984 ~ REVISED AUGUST 1995

- Functionally Equivalent to AMD's AM29823 and AM29824
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce dc Loading Effects
- Package Options include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

#### description

These 9-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing, and working registers.

With the clock-enable (CLKEN) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock (CLK) input. Taking CLKEN high disables the clock buffer, latching the outputs. The SN54AS823A and SN74AS823A have noninverting data (D) inputs and the SN74AS824A has inverting (D) inputs. Taking the clear (CLR) input low causes the nine Q outputs to go low independently of the clock.

A buffered output-enable  $(\overline{OE})$  input can be used to place the nine outputs in either a normal logic state (high or low logic level) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AS823A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS823A and SN74AS824A are characterized for operation from 0°C to 70°C.

SN54AS823A...JT PACKAGE SN74AS823A...DW OR NT PACKAGE (TOP VIEW)

ᅊ[		24	] v <sub>cc</sub>
10[	2	23	] 1Q
2D [	3	22	2Q
3D [	4	21	] 3Q
4D [		20	4Q
5D []		19	5Q
6D []			6Q
7D 🛭			7Q
8D []		16	8Q
9D [			9Q
CLR [	11	14	CLKEN
GND [	12	13	CLK

SN54AS823A . . . FK PACKAGE (TOP VIEW)



SN74AS824A ... DW OR NT PACKAGE

		_	
ŌĒ [	, U	24	V <sub>CC</sub>
10[			1Q
2 <u>0</u> [	3	22	2Q
3₫[	4	21	3Q
4D[		20	4Q
5D[		19]]	5Q
6 <u>D</u> [		18	6Q
7页[		17	7Q
8页[		16]	8Q
9 <u>D</u> [		15	9Q
CLR [	11	14	CLKEN
GND [	12	13	CLK
	1		

NC - No internal connection

RODUCTION DATA information is current as of publication data, roducts conform to specifications per the terms of Texas instruments anderd wermanty. Production processing dose not necessarily include sting of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SDAS231A - JUNE 1984 - REVISED AUGUST 1996

#### Function Tables


#### SN54AS823A, SN74AS823A (each flip-flop)

		OUTPUT			
ŌĒ	CLR	CLKEN	CLK	D	Q
L	L	Х	X	Х	L
L	Н	L	1	Н	н
L	н	L	1	L	L
L	Н	н	X	Х	Q <sub>0</sub>
Н	×	X	X	X	Z

#### SN74AS824A (each flip-flop)

	INPUTS								
ŌĒ	CLR	CLKEN	CLK	D	_ Q				
L	L	X	X	Х	L				
L	Н	L	1	н	L				
L	Н	L	1	L	н				
L	Н	н	Χ	X	Ω <sub>0</sub>				
Н	X	X	x	X	z				


## logic symbols†




<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



## logic diagrams (positive logic)



To Eight Other Channels



Pin numbers shown are for the DW, JT, and NT packages.

SDAS231A - JUNE 1984 - REVISED AUGUST 1996

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>1</sub>	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T <sub>A</sub> : SN54AS823A	-55°C to 125°C
SN74AS823A, SN74AS824A	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SN	54AS82	3A	SN74AS823 SN74AS824			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	٧
ЮН	High-level output current				-24			-24	mA
lOL	Low-level output current				32			48	mA
	D. to diversity	CLR low	7.5			6.5			ns
tw*	Pulse duration	CLK high or low	9.5			8			
	<del></del>	CLR high	8	-		8			
t <sub>su</sub> *	Setup time before CLK↑	Data	7			6			ns
		CLKEN high or low	8.5			7.5			
th*	Hold time after CLK↑	CLKEN low	0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

SDAS231A - JUNE 1984 - REVISED AUGUST 1995

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN	SN54AS823A		SN74AS823A SN74AS824A			UNIT
				MIN	TYPT	MAX	MIN	TYPT	MAX	
ViK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = ~ 18 mA			-1.2			-1.2	٧
		V <sub>CC</sub> = 4.5 V to 5.5 V,	IOH = -2 mA	V <sub>CC</sub> -2	!		V <sub>CC</sub> ~2	:		
۷он		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -15 mA	2.4	3.2		2.4	3.2		ν
		VCC = 4.5 V	I <sub>OH</sub> = -24 mA	2			2			
Vai		V <sub>CC</sub> = 4.5 V	IOL = 32 mA		0.3	0.5				V
VOL		VCC = 4.5 V	1 <sub>OL</sub> = 48 mA					0.35	0.5	
<sup>1</sup> OZH		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V			50			50	μА
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-50			-50	μА
11		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
lн		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μА
կլ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.5			-0.5	mA
10 <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
			Outputs high		49	80		49	80	
	SN54AS823A, SN74AS823A	V <sub>CC</sub> = 5.5 V	Outputs low		61	100		61	100	
ICC			Outputs disabled		64	103		64	103	mA
			Outputs high		49	80		49	80	
	SN74AS824A	N74AS824A V <sub>CC</sub> = 5.5 V	Outputs low		61	100		61	100	
			Outputs disabled		64	103		64	103	

<sup>†</sup> All typical values are at VCC = 5 V, TA = 25°C.


### switching characteristics (see Figure 1)

PARAMETER		то (оитрит)	C <sub>L</sub> R1 R2	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to MAX\$				
		, ,	SN54A	S823A	SN74A			
			MIN	MAX	MIN	MAX		
tPLH	CLK	4	3.5	9	3.5	7.5	ns	
tPHL.	OLK	Any Q	3.5	14	3.5	13	115	
<sup>†</sup> PHL	CLR	Any Q	3.5	16.5	3.5	15.5	ns	
<sup>t</sup> PZH	ΔĒ.	4. 0	4	12	4	11		
tPZL	<b>○</b>	Any Q	4	13	4	12	ns	
tPHZ	 <b>⊙</b> Ē	Any Q	1	10	1	8		
tPLZ	<u> </u>	Any C	1	10	1.5	8	ns	

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
  - D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_f$  =  $t_f$  = 2 ns, duty cycle = 50%.
  - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

