

54F/74F378 Parallel D Register with Enable

General Description

The 'F378 is a 6-bit register with a buffered common Enable. This device is similar to the 'F174, but with common Enable rather than common Master Reset.

Features



- 6-bit high-speed parallel register
- Positive edge-triggered D-type inputs
- Fully buffered common clock and enable inputs
- Input clamp diodes limit high-speed termination effects
- Full TTL and CMOS compatible

Ordering Code: See Section 11

Commercial	Military	Package Number	Package Description
74F378PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F378DM (QB)	J16A	16-Lead Ceramic Dual-In-Line
74F378SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F378SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F378FM (QB)	W16A	16-Lead Cerpack
	54F378LM (QB)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C


Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Logic Symbols




Connection Diagrams

Pin Assignment for
DIP, SOIC and Flatpak



Pin Assignment
for LCC



Unit Loading/Fan Out: See Section 2 for U.L. Definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
\bar{E}	Enable Input (Active LOW)	1.0/1.0	20 μ A/ -0.6 mA
D ₀ -D ₅	Data Inputs	1.0/1.0	20 μ A/ -0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μ A/ -0.6 mA
Q ₀ -Q ₅	Outputs	50/33.3	-1 mA/20 mA

Functional Description

The 'F378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable (\bar{E}) inputs are common to all flip-flops.


When the \bar{E} input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the \bar{E} input is HIGH the register will retain the present data independent of the CP input.

Truth Table

Inputs			Output
\bar{E}	CP	D _n	Q _n
H	—	X	No Change
L	↗	H	H
L	↗	L	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 ↗ = LOW-to-HIGH Clock Transition

Logic Diagram



TL/F/9526-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	V _{CC}	Conditions
			Min	Typ	Max			
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage					V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage					V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA I _{OH} = -1 mA I _{OH} = -1 mA
		74F 10% V _{CC}	2.5					
		74F 5% V _{CC}	2.7					
V _{OL}	Output LOW Voltage	54F 10% V _{CC}				V	Min	I _{OL} = 20 mA I _{OL} = 20 mA
		74F 10% V _{CC}						
I _{IH}	Input HIGH Current	54F	20.0			μA	Max	V _{IN} = 2.7V
		74F	5.0					
I _{BVI}	Input HIGH Current Breakdown Test	54F	100			μA	Max	V _{IN} = 7.0V
		74F	7.0					
I _{CEX}	Output HIGH Leakage Current	54F	250			μA	Max	V _{OUT} = V _{CC}
		74F	50					
V _{ID}	Input Leakage Test	74F	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current	74F	3.75			μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current		-0.6			mA	Max	V _{IN} = 0.5V
I _{OS}	Output Short-Circuit Current		-60	-150		mA	Max	V _{OUT} = 0V
I _{CCL}	Power Supply Current		30		45	mA	Max	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig. No.
		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF			
		Min	Typ	Max	Min	Max	Min	Max		
f _{max}	Maximum Input Frequency	80	100		70		80		MHz	2-1
t _{PLH}	Propagation Delay	3.0	5.5	7.5	3.0	10.0	3.0	8.5	ns	2-3
t _{PHL}	CP to Q _n	3.5	6.0	8.5	3.5	10.5	3.5	9.5		

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig. No.
		T _A = +25°C V _{CC} = +5.0V		T _A , V _{CC} = Mil		T _A , V _{CC} = Com			
		Min	Max	Min	Max	Min	Max		
t _s (H)	Setup Time, HIGH or LOW D _n to CP	4.0		5.0		4.0		ns	2-6
t _s (L)		4.0		5.0		4.0			
t _h (H)	Hold Time, HIGH or LOW D _n to CP	0		2.0		0		ns	2-6
t _h (L)		0		2.0		0			
t _s (H)	Setup Time, HIGH or LOW E to CP	6.0		4.5		6.0		ns	2-6
t _s (L)		10.0		13.0		10.0			
t _h (H)	Hold Time, HIGH or LOW E to CP	0		0		0		ns	2-4
t _h (L)		0		0		0			
t _w (H)	CP Pulse Width HIGH or LOW	4.0		5.0		4.0		ns	2-4
t _w (L)		6.0		7.5		6.0			