



## 54F/74F378 Parallel D Register with Enable

### General Description

The 'F378 is a 6-bit register with a buffered common Enable. This device is similar to the 'F174, but with common Enable rather than common Master Reset.

### Features



- 6-bit high-speed parallel register
- Positive edge-triggered D-type inputs
- Fully buffered common clock and enable inputs
- Input clamp diodes limit high-speed termination effects
- Full TTL and CMOS compatible

**Ordering Code:** See Section 11

Commercial	Military	Package Number	Package Description
74F378PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F378DM (QB)	J16A	16-Lead Ceramic Dual-In-Line
74F378SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F378SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F378FM (QB)	W16A	16-Lead Cerpak
	54F378LM (QB)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C


Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

### Logic Symbols




### Connection Diagrams

Pin Assignment for DIP, SOIC and Flatpak



Pin Assignment for LCC



## Unit Loading/Fan Out:

See Section 2 for U.L. Definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$\bar{E}$	Enable Input (Active LOW)	1.0/1.0	20 $\mu A$ / -0.6 mA
$D_0-D_5$	Data Inputs	1.0/1.0	20 $\mu A$ / -0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 $\mu A$ / -0.6 mA
$Q_0-Q_5$	Outputs	50/33.3	-1 mA/20 mA

## Functional Description

The 'F378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable ( $\bar{E}$ ) inputs are common to all flip-flops.

When the  $\bar{E}$  input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the  $\bar{E}$  input is HIGH the register will retain the present data independent of the CP input.

## Truth Table

Inputs		Output	
$\bar{E}$	CP	$D_n$	$Q_n$
H	/	X	No Change
L	/	H	H
L	/	L	L


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

/ = LOW-to-HIGH Clock Transition

## Logic Diagram



TL/F/9526-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias Plastic	−55°C to +175°C −55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	−0.5V to V <sub>CC</sub>
TRI-STATE® Output	−0.5V to +5.5V

Current Applied to Output  
in LOW State (Max)                  twice the rated I<sub>OL</sub> (mA)

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

### Free Air Ambient Temperature

Military	−55°C to +125°C
Commercial	0°C to +70°C

### Supply Voltage

Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

## DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage		−1.2		V	Min	I <sub>IN</sub> = −18 mA
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.5 2.7		V	Min	I <sub>OH</sub> = −1 mA I <sub>OH</sub> = −1 mA I <sub>OH</sub> = −1 mA
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>		0.5 0.5	V	Min	I <sub>OL</sub> = 20 mA I <sub>OL</sub> = 20 mA
I <sub>IH</sub>	Input HIGH Current	54F 74F		20.0 5.0	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>IVI</sub>	Input HIGH Current Breakdown Test	54F 74F		100 7.0	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>CEx</sub>	Output HIGH Leakage Current	54F 74F		250 50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test	74F	4.75		V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current	74F		3.75	μA	0.0	V <sub>OD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current			−0.6	mA	Max	V <sub>IN</sub> = 0.5V
I <sub>OS</sub>	Output Short-Circuit Current		−60	−150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>CCl</sub>	Power Supply Current		30	45	mA	Max	V <sub>O</sub> = LOW

**AC Electrical Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F			74F			Units	Fig. No.		
		$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A, V_{CC} = MII$ $C_L = 50 pF$			$T_A, V_{CC} = Com$ $C_L = 50 pF$						
		Min	Typ	Max	Min	Max	Min	Max	Min	Max				
$f_{max}$	Maximum Input Frequency	80	100		70		80				MHz	2-1		
$t_{PLH}$	Propagation Delay CP to Q <sub>n</sub>	3.0	5.5	7.5	3.0	10.0	3.0	8.5			ns	2-3		
$t_{PHL}$		3.5	6.0	8.5	3.5	10.5	3.5	9.5						

**AC Operating Requirements:** See Section 2 for Waveforms

Symbol	Parameter	74F			54F			74F			Units	Fig. No.		
		$T_A = +25^\circ C$ $V_{CC} = +5.0V$			$T_A, V_{CC} = MII$			$T_A, V_{CC} = Com$						
		Min	Max	Min	Max	Min	Max	Min	Max	Min				
$t_s(H)$	Setup Time, HIGH or LOW D <sub>n</sub> to CP	4.0		5.0		4.0					ns	2-6		
$t_s(L)$		4.0		5.0		4.0								
$t_h(H)$	Hold Time, HIGH or LOW D <sub>n</sub> to CP	0		2.0		0					ns	2-6		
$t_h(L)$		0		2.0		0								
$t_s(H)$	Setup Time, HIGH or LOW Ē to CP	6.0		4.5		6.0					ns	2-6		
$t_s(L)$		10.0		13.0		10.0								
$t_h(H)$	Hold Time, HIGH or LOW Ē to CP	0		0		0					ns	2-6		
$t_h(L)$		0		0		0								
$t_w(H)$	CP Pulse Width HIGH or LOW	4.0		5.0		4.0					ns	2-4		
$t_w(L)$		6.0		7.5		6.0								