




# 3.3V 16-Bit Transparent D-Type Latch with 3-State Outputs

#### **Product Features**

- Advanced low power CMOS design for 2.7V to 3.6V
   V<sub>cc</sub> operation
- · Supports 5V input/output tolerance in mixed signal mode operation
- · Function compatible with LVT family of products
- · Balanced ±24mA output drive
- · Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8V at  $V_{CC}$ =3.3V,  $T_A$ =25°C
- · Ioff and Power Up/Down 3-State support live insertion
- · Bus Hold on data inputs eliminates the need for external pull-up/down resistors
- · Latch-up performance exceeds 200mA Per JESD78
- · ESD protection exceeds JESD 22
  - -2000V Human-Body Model (A114-B)
  - -200V Machine Model (A115-A)
- · Packages (Pb-free available):
  - -48-pin 240-mil wide plastic TSSOP (A48)
  - -48-pin 300-mil wide plastic SSOP (V48)

## Logic Block Diagram



### **Product Description**

Pericom Semiconductor's PI74LVTC series of logic circuits are produced using Pericom's advanced CMOS technology, achieving industry leading speed.

The PI774LVTCH16373 is a 16-bit transparent D-type latch designed for low voltage 2.7V to 3.6V Vcc operation, with the capability of interfacing to the 5V system environment. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the Latch Enable (LE) input is HIGH, the Q outputs follow the D inputs. When LE is taken LOW, the Q outputs are latched at the levels set up at the D inputs.

A buffered Output Enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state in which the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high impedance state.

The PI74LVTCH16373 has "Bus Hold" which retains the data input's last valid logic state whenever the data input goes to high-impedance, preventing "floating" inputs and eliminating the need for pull-up/down resistors.

When Vcc is between 0 to 1.5V during power up or power down, the outputs of the device are in the high-impedance state. To ensure the high-impedance state above 1.5V,  $\overline{OE}$  should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current sinking capability of the driver.

The device fully supports live-insertion with its  $I_{\rm off}$  and power-up/down 3-state. The  $I_{\rm off}$  circuitry disables the outputs when the power is off, preventing the backflow of damaging current through the device. Power-up/down 3-state places the outputs in the high-impedance state during power up or power down, preventing driver conflict.

PS 8653A 05/19/03



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub> <sup>(1)</sup> 0.5V to +6.5V
Voltage range applied to any output in the active state, V <sub>O</sub> <sup>(1), (2)</sup> 0.5V to V <sub>CC</sub> +0.5V
Input clamp current, $I_{IK}(V_I < 0)$
Output clamp current, $I_{OK}(V_O < 0)$
Continous Output Current I <sub>O</sub> ±50mA
Continuous Current through each VCC or GND pin ±100mA
Package thermal impedance, $\theta_{JA}^{(3)}$ : package A 104°C/W
package V 94°C/W
Storage Temperature range, T <sub>stg</sub> –65°C to 150°C

#### Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 1. Input negative-voltage & output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 2. This value is limited to 6.5V maximum
- $3. \, The \, package \, thermal \, impedance \, is \, calculated \, in \, accordance \, with \, JESD \, 51.$

### Truth Table<sup>(4)</sup>

	Outputs		
хŌЕ	xLE	xDx	xQx
L	Н	Н	Н
L	Н	L	L
L	L	X	$Q_0$
Н	X	X	Z

#### Notes:

4. H = High Signal Level

L = Low Signal Level

Q<sub>0</sub> = Previous xQx Before HIGH-to-LOW transition of Latch Enable (LE)


X = Don't Care or Irrelevant

Z = High Impedance

#### **Product Pin Description**

Pin Name	Description					
xOE	Output Enable Input (Active LOW)					
xLE	Latch Enable (Active HIGH)					
xDx	Data Inputs					
xQx	3-State Outputs					
GND	Ground					
V <sub>CC</sub>	Power					

## **Product Pin Configuration**





# **Recommended Operating Conditions**<sup>(5)</sup>

		Min.	Max.	Units
V <sub>CC</sub> Supply Voltage	Operating	2.7	3.6	V
V <sub>IH</sub> High-level Input Voltage	$V_{CC} = 2.7V \text{ to } 3.6V$	2.0		
V <sub>IL</sub> Low-level Input Voltage	$V_{CC} = 2.7V \text{ to } 3.6V$		0.8	
V <sub>I</sub> Input Voltage		0	5.5	
V <sub>O</sub> Output Voltage	High or Low State	0	V <sub>CC</sub>	
	3-State	0	5.5	
I <sub>OH</sub> High-level output current	$V_{CC} = 2.7V$		-12	
	$V_{CC} = 3.0 \text{V to } 3.6 \text{V}$		- 24	mA
I <sub>O</sub> L Low-level output current	$V_{CC} = 2.7V$		12	
	$V_{CC} = 3.0 \text{V to } 3.6 \text{V}$		24	
$\Delta t/\Delta v$ Input transition rise or fall rate			10	ns/V
Δt/ΔV <sub>CC</sub> Power-up ramp rate		150		μs/V
T <sub>A</sub> Operating free-air temperature	'	- 40	85	°C

**Notes:** 5. All unused inputs must be held at V<sub>CC</sub> or GND to ensure proper device operation.



**DC Electrical Characteristics** (Over the Operating Range, T<sub>A</sub>=-40°C+85°C)

Parameters	Description			Test Conditions		Min.	Max.	Units
V <sub>IK</sub>	Clamp Diode Voltage		$V_{CC} = 2.7V$	$I_{\rm I} = -18 {\rm mA}$			-1.2V	
			$V_{CC} = 2.7V \text{ to } 3.6V$	$I_{\rm OH} = -100 \mu A$		V <sub>CC</sub> -0.2V		1
	Outrast High Waltage		$V_{CC} = 2.7V$	$I_{OH} = -12 \text{mA}$		2.2		
$V_{\mathrm{OH}}$	Output High Voltage		$V_{CC} = 3V$	$I_{OH} = -12 \text{mA}$		2.4		
			VCC - 3V	$I_{OH} = -24 \text{mA}$		2.2		V
			$V_{\rm CC} = 2.7 \text{V to } 3.6 \text{V}$	$I_{OL} = 100 \mu A$			0.2	
37	Outsit I am Valta sa		$V_{CC} = 2.7V$	$I_{OL} = 12mA$			0.4	
$V_{ m OL}$	Output Low Voltage		V - 2V	$I_{OL} = 12mA$			0.4	
			$V_{CC} = 3V$	$I_{OL} = 24 \text{mA}$			0.55	
		Control Inputs		$V_I = 0V \text{ to } 5.5V$			±5	
T.	Input Leakage Current			$V_{\rm I} = 5.5 \rm V$				
${ m I_I}$	Data Inputs	Data Inputs	$V_{CC} = 3.6V$	$V_{\rm I} = V_{\rm CC}$			±5	
				$V_{\rm I} = {\rm GND}$				
	Data Input Hold Current		$V_{CC} = 3V$	$V_{\rm I} = 0.8 V$		75		
$I_{I(HOLD)}$			VCC - 3 V	$V_I = 2V$		-75		
			$V_{CC} = 3.6V^{(6)}$	$V_{\rm I} = 0 \text{ to } 3.6 \text{V}$			±500	
$I_{OFF}$	Power Off Output Leaks	age Current	$V_{CC} = 0V$	$V_{\rm I}$ or $V_{\rm O} = 0$ V to 5.5V			±5	μA
$I_{OZ}$	3-State Output Leakage	Current	$V_{CC} = 2.7V \text{ to } 3.6V$	$V_O = 0V$ to 5.5V			±5	μι
I <sub>OZPU</sub>	Power-Up 3-State Curro	ent	$V_{CC} = 0V \text{ to } 1.5V$	$\frac{V_O}{OE} = 0.5V$ to 5.5V, $\frac{V_O}{OE} = \text{don't care}$			±5	
I <sub>OZPD</sub>	Power-Down 3-State Current		$V_{CC} = 1.5V \text{ to } 0V$	$\frac{V_O}{OE} = 0.5V \text{ to } 5.5V,$ $\frac{OE}{OE} = \text{don't care}$			±5	
т			$V_{CC} = 2.7V \text{ to } 3.6V$	$V_I = V_{CC}$ or GND	1 - 0		100	1
$I_{CC}$	Quiescent Power Supply	iescent Power Supply Current		$3.6V \le V_{\rm I} \le 5.5V$	$I_{O} = 0$		100	
$\Delta I_{CC}$	Increase in I <sub>CC</sub>		$V_{CC} = 3V \text{ to } 3.6V$	One input at $V_{CC}$ - 0.6 $V^{(7)}$ Other inputs at $V_{CC}$ or GN.			200	

**Notes:** 6. This is the maximum bus-hold dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

4

<sup>7.</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.



Capacitance

Parameters	Description	Test Conditions	Тур.(8)	Units
CI	Input Capacitance	$V_{CC} = 3.3V$ , $V_I = V_{CC}$ or GND	3.7	
Co	Output Capacitance	$V_{CC} = 3.3V$ , $V_O = V_{CC}$ or GND	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance (9)	$V_{CC} = 3.3V$ , $V_{I} = 0$ or $V_{CC}$ , $f=10$ MHz	17	1

**Notes:** 8. All typical values are measured at  $V_{CC} = 3.3V$ ,  $T_A = 25$ °C.

Timing Requirements Over Operating Range

Parameters	Parameters Description		$V_{\rm CC}$ = 3.3V $\pm 0.3$ V			Units
1 41 41 11 10 10 10	2000	Min.	Max.	Min.	Max.	211103
$t_{ m W}$	Pulse Duration, LE HIGH or LOW	3		3		
$t_{ m su}$	Setup Time, Data before LE↓	1		1		ns
$t_{ m h}$	Hold Time, Data After LE↓	1		1		

# Switching Characteristics Over Operating Range

	From		$V_{\rm CC}$ = 3.3V $\pm 0.3$ V		V <sub>CC</sub> = 2.7V		Uni-						
Parameters	Description	(Input)	(Output)	$C_L = 50p$	$F_{L} = 50$	0Ohm	$C_L = 50$ pF, I	$R_L = 500Ohm$	ts				
				Min.	Тур.(10)	Max.	Min.	Max.					
t <sub>PLH</sub>	Duono cation Dalar	D	0	1.0	2.7	3.8		4.2					
t <sub>PHL</sub>	Propagation Delay	D	Q	1.0	2.7	3.8		4.2					
t <sub>PLH</sub>	Propagation Delay	LE	0	1.0	3.0	4.3		4.8					
t <sub>PHL</sub>			LE	LE	LE	LE	LE	Q	1.0	3.0	4.3		4.8
tpZH	Output Enable Time	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	0	1.0	3.0	4.6		5.1	ns
t <sub>PZL</sub>						Q	1.0	3.1	4.6		5.1	115	
t <sub>PHZ</sub>	Output Disable	ŌĒ	0	1.0	2.6	4.2		4.7					
t <sub>PLZ</sub>	Time		OE	OE	OE	OE	OE	Q	1.0	2.5	4.1		4.5
t <sub>SK(O)</sub>	Output to Output Skew <sup>(11)</sup>					0.5							

5


**Notes:** 10. All typical values are measured at  $V_{CC} = 3.3V$ ,  $T_A = 25$ °C

<sup>9.</sup>  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current con sumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle,  $C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC}\text{static})$ .


<sup>11.</sup> Skew between any two outputs, switching in the same direction.




# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7V$ and $3.3V \pm 0.3V$




Test	S1
tpLH/tpHL	Open
tpLZ/tpZL	6V
tpHZ/tpZH	GND




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms

#### Notes:

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50\Omega$ ,  $t_R \leq$  2.5ns,  $t_F \leq$  2.5ns.


6

D. The outputs are measured one at a time with one transition per measurement.


PS 8653A 05/19/03



# Package Mechanicals: 48-pin TSSOP (A)



# Package Mechanical: 48-pin SSOP (V)





# **Ordering Information**

Ordering Code	Package Code	Package Description
PI74LVTCH16373A	A	48-pin, 240-mil wide plastic TSSOP
PI74LVTCH16373AE	A	48-pin, 240-mil wide plastic TSSOP
PI74LVTCH16373V	V	48-pin, 300-mil wide plastic SSOP
PI74LVTCH16373VE	V	48-pin, 300-mil wide plastic SSOP

#### **Notes:**

- 1. Thermal characteristics can be found on the company web site at http://www.pericom.com/packaging/mechanicals.php
- 2. X = Tape/Reel

8 PS 8653A 05/19/03