



## 3.3V CMOS OCTAL EDGE- TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD

IDT74LVCH374A

### FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- 1.27mm pitch SOIC, 0.65mm pitch SSOP,  
0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$
- $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ , Normal Range
- $V_{CC} = 2.3\text{V}$  to  $3.6\text{V}$ , Extended Range
- CMOS power levels ( $0.4\mu\text{W}$  typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

### Drive Features for LVCH374A:

- High Output Drivers:  $\pm 24\text{mA}$
- Reduced system switching noise

### APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

### DESCRIPTION:

The LVCH374A octal edge triggered D-Type flip-flop is built using advanced dual metal CMOS technology. The device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The LVCH374A is particularly suitable for implementing buffer registers, input-output (I/O) ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.


A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.  $\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The LVCH374A has been designed with a  $\pm 24\text{mA}$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.


Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.

The LVCH374A has "bus-hold" which retains the inputs' last state whenever the input goes to a high-impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

### FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



SOIC/ SSOP/ QSOP/ TSSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max.	Unit
VTERM	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
TSTG	Storage Temperature	- 65 to +150	°C
IOUT	DC Output Current	- 50 to +50	mA
IIK	Continuous Clamp Current, Vi < 0 or Vo < 0	- 50	mA
Icc	Continuous Current through each Vcc or GND	±100	mA
Iss			

8LVC

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	5.5	8	pF
C <sub>I/O</sub>	I/O Port Capacitance	V <sub>IN</sub> = 0V	6.5	8	pF

8LVC Link

### NOTE:

1. As applicable to the device type.

## PIN DESCRIPTION

Pin Names	Description
OE	Output-enable Input (Active LOW)
CLK	Clock Input
xD	Data Inputs <sup>(1)</sup>
xQ	Data Outputs

### NOTE:

1. These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

## FUNCTION TABLE (each flip-flop)<sup>(1)</sup>

Inputs			Outputs
OE	CLK	xD	xQ
L	↑	H	H
L	↑	L	L
L	H or L	X	Q <sub>0</sub>
H	X	X	Z

### NOTE:

1. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance  
↑ = LOW-to-HIGH Transition  
 $Q_0$  = Level of Q before the indicated steady-state input conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C To +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub> I <sub>IL</sub>	Input Leakage Current	Vcc = 3.6V	V <sub>i</sub> = 0 to 5.5V	—	—	±5	µA
I <sub>OZH</sub> I <sub>OZL</sub>	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	V <sub>o</sub> = 0 to 5.5V	—	—	±10	µA
I <sub>OFF</sub>	Input/Output Power Off Leakage	Vcc = 0V, V <sub>IN</sub> or V <sub>o</sub> ≤ 5.5V		—	—	±50	µA
V <sub>IK</sub>	Clamp Diode Voltage	Vcc = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	Vcc = 3.6V	V <sub>IN</sub> = GND or Vcc	—	—	10	µA
			3.6 ≤ V <sub>IN</sub> ≤ 5.5V <sup>(2)</sup>	—	—	10	
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	500	µA

8LVC Link

### NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.
2. This applies in the disabled state only.

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	Vcc = 3.0V	V <sub>i</sub> = 2.0V	-75	—	—	µA
			V <sub>i</sub> = 0.8V	75	—	—	
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	Vcc = 2.3V	V <sub>i</sub> = 1.7V	—	—	—	µA
			V <sub>i</sub> = 0.7V	—	—	—	
I <sub>BHO</sub> I <sub>BHO</sub>	Bus-Hold Input Overdrive Current	Vcc = 3.6V	V <sub>i</sub> = 0 to 3.6V	—	—	±500	µA
				—	—	±500	

8LVC Link

### NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at Vcc = 3.3V, +25°C ambient.

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I <sub>OH</sub> = - 6mA	2	—	
		VCC = 2.3V	I <sub>OH</sub> = - 12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3.0V		2.4	—	
		VCC = 3.0V	I <sub>OH</sub> = - 24mA	2.2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		VCC = 2.3V	I <sub>OL</sub> = 6mA	—	0.4	
			I <sub>OL</sub> = 12mA	—	0.7	
		VCC = 2.7V	I <sub>OL</sub> = 12mA	—	0.4	
		VCC = 3.0V	I <sub>OL</sub> = 24mA	—	0.55	

8LVC Link

### NOTE:

- VIH and Vil must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

## OPERATING CHARACTERISTICS, V<sub>CC</sub> = 3.3V ± 0.3V, T<sub>A</sub> = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per flip-flop Outputs enabled	CL = 0pF, f = 10Mhz	54.5	pF
	Power Dissipation Capacitance per flip-flop Outputs disabled		13.5	pF

## SWITCHING CHARACTERISTICS<sup>(1)</sup>

Symbol	Parameter	V <sub>CC</sub> = 2.5V±0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V±0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX</sub>		—	—	80	—	100	—	MHz
t <sub>PLH</sub>	Propagation Delay CLK to xQ	—	—	—	8.1	1.5	7	ns
t <sub>PHL</sub>	Output Enable Time OE or xQ	—	—	—	8.5	1.5	7.5	ns
t <sub>PZH</sub>	Output Disable Time OE or xQ	—	—	—	7.1	1.5	6.5	ns
t <sub>PZL</sub>		—	—	—	—	—	—	ns
t <sub>w</sub>	Pulse Duration, CLK HIGH or LOW	—	—	3.3	—	3.3	—	ns
t <sub>su</sub>	Setup Time, Data before CLK↑	—	—	2	—	2	—	ns
t <sub>h</sub>	Hold Time, Data after CLK↑	—	—	1.5	—	1.5	—	ns
t <sub>sk(0)</sub>	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps

### NOTES:

- See test circuits and waveforms. TA = - 40°C to + 85°C.
- Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC}/2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF

8LVC Link

### TEST CIRCUITS FOR ALL OUTPUTS



#### DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.  
 $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_f \leq 2\text{ns}$ ;  $t_r \leq 2\text{ns}$ .

### SWITCH POSITION

Test	Switch
Open Drain	$V_{LOAD}$
Disable Low	
Enable Low	GND
Disable High	
Enable High	
All Other tests	Open

8LVC Link

### OUTPUT SKEW - $t_{SK}(x)$




$$tsk(x) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPLH1|$$


#### NOTES:

1. For  $tsk(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $tsk(b)$  OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY




### ENABLE AND DISABLE TIMES




#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


### SET-UP, HOLD, AND RELEASE TIMES



### PULSE WIDTH



## ORDERING INFORMATION



### CORPORATE HEADQUARTERS

2975 Stender Way  
Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.