



Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

## MV4330 MV4332

### CMOS/LSI 30/32-BIT STATIC SHIFT REGISTERS WITH PARALLEL TRUE/COMPLEMENT OUTPUTS

The MV4330 and MV4332 are CMOS/LSI 30 and 32-bit static shift registers incorporating selectable true/complement outputs for each bit. These devices are well suited to drive LCD readouts directly since the AC signals required for the display may be generated simply by applying a low frequency signal directly to the True-Complement input pin and to the backplane of the display. One of these devices can drive four 7-segment displays or two 14-segment alpha-numeric displays plus decimal points or two 16-segment alpha-numeric displays directly.

The devices are available in 40-pin plastic DIL (DP) package.

#### FEATURES

- Direct LCD Drive
- CMOS Low Power (1  $\mu$ A)
- 3 to 18 Volt Operation
- On-Chip Wave-Shaping
- High Speed (Typ. 3 MHz) Shift Register




Fig.1 Pin connections (top view)




Fig.2 Block diagrams

**DC ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

$T_{amb} = +25^{\circ}\text{C}$

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMIT			UNIT			
		V <sub>O</sub> Volts	V <sub>DD</sub> Volts	Min.	Typ.	Max.				
Quiescent Device Current	I <sub>L</sub>			5	–	0.5	50	μA		
				10	–	1	100			
Output Voltage	Low-Level VOL			5	–	0	0.01	V		
				10	–	0	0.01			
	High-Level VOH			5	4.99	5	–			
				10	9.99	10	–			
Noise Immunity (Any Input)	V <sub>NL</sub>			0.8	5	1.5	2.25	V		
				1.0	10	3	4.5		–	
	V <sub>NH</sub>				4.2	5	1.5		2.25	–
					9.0	10	3		4.5	–
Output Drive Current	D OUT	I <sub>DN</sub>	N-Channel	0.5	5	0.8	1.7	–	mA	
				0.5	10	1.0	3.0	–		
		I <sub>DP</sub>	P-Channel	4.5	5	–0.35	–0.9	–		
				9.5	10	–0.8	–1.9	–		
	Q OUT	I <sub>DN</sub>	N-Channel	0.5	10	50	250	–	μA	
				I <sub>DP</sub>	P-Channel	9.5	10	–50		–250
Input Current	I <sub>I</sub>				–	10	–	pA		

**AC ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

$T_{amb} = +25^{\circ}\text{C}$ ,  $C_L = 50\text{pF}$

All input rise and fall times = 20ns

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMIT			UNIT
			V <sub>DD</sub> Volts	Min.	Typ.	Max.	
Propagation Delay Time	t <sub>PHL</sub> t <sub>PLH</sub>		10	–	300	–	ns
Transition Time	t <sub>RHL</sub>	D OUT (CL=50pF)	10	–	70	130	ns
	t <sub>RTL</sub>	Q OUT (CL=15pF)	10	–	300	–	ns
Maximum Clock Frequency	f <sub>CL</sub>		10	1.0	3.0	–	MHz
Minimum Clock Pulse Width	t <sub>WL</sub> t <sub>WH</sub>		10	–	200	–	ns
Minimum Reset Pulse Width	t <sub>WH(R)</sub>		10	–	200	–	ns
Input Capacitance	C <sub>I</sub>	Any Input		–	5	–	pF

Note 1. Voltages with respect to V<sub>SS</sub> ↓

Note 2. Typical temperature coefficient for all values = 0.3%/°C