

#### ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

<del></del>	
Load Supply Voltage, V <sub>BB</sub>	à
A8902SLB	V <sub>on</sub> + 1.0 V
A8903SLB	
Output Current, I <sub>OUT</sub> (peak)	±1.5 A
(continuous)	£1.1A
Logic Input Voltage Range	
V <sub>IN</sub> 0.3 V to	V <sub>DD</sub> 0.3 V
Logic Supply Voltage, Vpp	6.0 V
Package Power Dissipation	₽
Po	See Graph
Operating Temperature Hange,	
T <sub>A</sub> 20°	°C to +85°C
Junction Temperature, T <sub>J</sub>	+150°C†
Storage Temperature Range,	_
T <sub>S</sub> 55°C	C to +150°C
A. Carda and distance state of the	

† Fault conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated, but should be avoided.

Output current rating may be restricted to a value determined by system concerns and factors. These include: system duty cycle and timing ambient temperature, and use of any heatsinking and/or forced cooling. For reliable operation, the specified maximum junction temperature should not be exceeded.

The A8902SLB and A8903SLB are three-phase DMOS back-EMF sensing spindle motor drivers for use in 5 V and 12 V Winchester disc drives, respectively. The power output stages are capable of ±1 A output currents and have 1  $\Omega$  (total resistance, typical) DMOS power outputs for low power dissipation. Intrinsic ground clamp and flyback diodes are provided for driving inductive bads. Thermal shutdown circuitry is provided to protect the devices from excessive junction temperature.

Internal logic and analog detection circuitry provide complete sequencing of the outputs during start up and run modes without the need for external Hall-effect position-sensing devices. Internal linear control of the output current is used to provide frequency-locked loop speed control. A serial port allows the user flexibility in programming the reference frequency count number which determines motor speed. Additionally, the serial port provides user programmability of maximum start-up current levels a sleep mode, and system diagnostics.

Both devices are provided in 24-lead wide-body, small-outline plastic power packages (SOICs) for surface-mount applications. The copper batwing provides for maximum package power dissipation in the smallest possible construction.


#### **FEATURES**


- DMOS Outputs
- Low r<sub>DS(on)</sub> 1 Ω Typical Total
  Back-EMF Commutation Circuitry
- Frequency-Locked Loop Speed Control
- Sector Data Tachometer Signal Input
- Programmable Start-Up Current
- Diagnostics Mode
- Sleep Mode
- Linear Current Control
- Dynamic Braking With Delay
- System Diagnostics Data Out
- Internal Thermal Shutdown Circuitry
- Power Surface-Mount Package

Always order by complete part number:

A8902SLB	5 Volt Drive
A8903SLB	12 Voit Drive

T-52-13-25





### ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$ , $V_{DD} = 5.0 \text{ V}$ , $V_{BB} = 5.0 \text{ V } (A8902 \text{SLB}) \text{ or } 12 \text{ V } (A8903 \text{SLB})$

				nits		
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Logic Supply Voltage	V <sub>DD</sub>	Operating	4.5	5.0	5.5	٧
Logic Supply Current	I <sub>DD</sub>	Operating		7.5	10	mΑ
		Sleep Mode	_	_	500	μА
Load Supply Voltage	V <sub>BB</sub>	A8902SLB, Operating		5.0	6.0	>
		A8903SLB, Operating	_	12	14	٧
Thermal Shutdown	T			165	_	°C
Thermal Shutdown Hysteresis	$\Delta T_{J}$			20		°C


Output Leakage Current	l <sub>osx</sub>	A8902SLB, V <sub>OUT</sub> = 6.0 V	T —	100	300	μА
	1	A8903SLB, V <sub>OUT</sub> = 14 V	1-	100	300	μА
		V <sub>our</sub> = 0 V	_	-100	-300	μА
Total Output ON Resistance	r <sub>DS(on)</sub>	I <sub>OUT</sub> = 900 MA, Pulse Test		1.1	1.4	Ω
(Source + Sink + R <sub>s</sub> )						
Output Sustaining Voltage	V <sub>DS(sus)</sub>	A8902SLB, I <sub>OUT</sub> = 900 mA, L = 3 mH	7.0			V
		A8903SLB, I <sub>OUT</sub> = 900 mA, L = 3 mH	14			٧
Clamp Diode Forward Voltage	V <sub>F</sub>	I <sub>F</sub> = 1.0 A		1.25	1.5	٧

Continued next page...

T-52-13-25

### **ELECTRICAL CHARACTERISTICS continued**

			Limits		its	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Control Logic						
Logic Input Voltage	V <sub>IN(0)</sub>	DATA, RESET, CLK, CHIP SELECT	-0.3	_	1.5	٧
	V <sub>IN(1)</sub>	DATA, RESET, CLK, CHIP SELECT	3.5		5.3	V
Logic Input Current	<sup>1</sup> IN(0)	V <sub>IN</sub> = 0 V	_		-0.5	μΑ
	I <sub>IN(1)</sub>	V <sub>IN</sub> = 5.0 V		-	1.0	μА
DATA Output Voltage	V <sub>OUT(0)</sub>	l <sub>OUT</sub> = 500 μA	T -		1.5	V
	V <sub>OUT(1)</sub>	I <sub>OUT</sub> = -500 μA	3.5			V
C <sub>ST</sub> Current	cst	Charging	16	20	24	μА
		Discharging	-16	-20	-24	μА
Filter Current	IFILTER	Charging	8.0	10	12	μА
		Discharging	-8.0	-10	-12	μА
C <sub>D</sub> Current	I <sub>CD</sub>	Charging	16	20	24	μА
(CD <sub>1</sub> or C <sub>D2</sub> )		Discharging	-35	-44	-53	μА
C <sub>D</sub> Current Matching	_	CD(DISCHRG)/ICD(CHRG)	2.1	2.2	2.3	· .—
C <sub>WD</sub> Current	I <sub>CWD</sub>	Charging	16	20	24	μА
C <sub>wo</sub> Trip Voltage	V <sub>TL</sub>		0.45	0.50	0.55	V
	V <sub>TH</sub>		2.25	2.50	2.75	٧
Clock Frequency	f <sub>CLK</sub>		3.3	-	_	MHz
FLL Oscillator Frequency	fosc		-	>10		MHz
I <sub>OUT</sub> (MAX) Accuracy	_		_	±10	·	%
Transconductance Gain	g <sub>m</sub>		0.45	0.50	0.55	A/V
Centertap Resistors	R <sub>ct</sub>		8.0	10	12	kΩ



#### **SERIAL PORT TIMING CONDITIONS**


Α.	Minimum CHIP SELECT setup time	
	before CLOCK rising edge	.150 ns
8.	Minimum DATA setup time before CLOCK rising edge	150 ns
C.	Minimum DATA hold time before CLOCK falling edge	150 no

#### **FUNCTIONAL DESCRIPTION**

Power Outputs. The power outputs of the A8902/03SLB are DMOS . transistors with a total source plus sink  $r_{OS(on)}$  of typically 1.1  $\Omega$ . Intrinsic ground clamp and flyback diodes clamp transient voltage spikes when switching inductive loads. Internal charge-pump circuitry is used to drive the gates of the N-channel source drivers to their required gate. voltages. The truth table for the output drivers sequencing is:

SEQUENCER STATE	OUTA	OUTB	оитс
1	High	Low	Z
2	Z .	Low	High
3	Low	z	High
4	Low	High	z
5	Z	High	Low
6	High	Z	Low

Braking. Dynamic braking of the motor, where all source drivers are turned OFF and all sink drivers are turned ON, is achieved by activating the BRAKE input or through the serial port - DATA IN. During powerdown conditions, the external charge-pump storage capacitor is used to provide power to turn ON the three sink drivers which, due to their inherent capacitive input, will remain activated until the device is reset.



An external resistor/capacitor can be utilized in conjunction with the BRAKE input to provide a delay on braking (100 ms max.) during power down to ensure retraction of the voice coil head before spindle-motor braking is activated.

Current Control. The A8902SLB and A8903SLB provide linear current control of the sink drivers during start-up and running modes. In the start-up mode, the maximum load current can be programmed via the serial port (see Serial Port). During the running mode, the output current is linearly controlled for low noise in frequency-locked speed-control systems. Current control is achieved by monitoring the load current with an internal sense resistor (R<sub>s</sub>). The voltage across the sense resistor is compared to one-tenth the voltage at the FILTER terminal less two diode drops, generating an error voltage to drive the gate of the appropriate output sink transistor. This creates a load current that is proportional to the voltage at the FILTER terminal less two diode drops. This transconductance function is  $I_{out} = (V_{FILTER} - 2V_{D})/10R_{s}$ , where  $R_{s}$  is approximately 0.2  $\Omega$  and  $V_{D}$  is approximately 0.7 V.


Speed Control. The A8902/03SLB include a frequency-locked loop speed control system. This system operates by generating motor speed (TACH) and desired speed reference (REF) signals which are compared to provide a speed error signal, which is then used to turn ON current sources  $I_{\rm c}$  and  $I_{\rm d}$ , to charge or discharge a lead/lag loop filter compensation network at the FILTER terminal.

The circuitry implementing the speed control loop is shown in Figure 2. The operation of this circuit is as follows: the FCOM signal is a logic signal that changes state every time the A8902/03SLB detects a back-EMF zero crossing. By dividing the FCOM signal by three times the number of poles in the motor, a TACH signal is developed that changes state every mechanical revolution. This is done to develop a low-jitter tachometer signal.

The derived TACH signal is compared to the desired time (REF) for one revolution. This is done by using the positive-going edge of the TACH signal to trigger a latch that enables a programmable counter. The counter, driven by an accurate external oscillator signal, counts the desired number of oscillator cycles in a single revolution. The desired number of oscillator cycles is programmed via the serial port DATA IN.

$$\frac{\text{desired}}{\text{total count}} = \frac{120 \text{ x f}_{\text{osc}}}{\text{desired motor speed.(rpm)}}$$

When the counter reaches its desired number, the latch is reset and the REF signal goes low (see Figure 2). The TACH and REF signals are fed to the switchable current sources to charge and discharge the loop compensation network at the FILTER terminal. If the TACH signal goes low before REF an Error-Fast signal turns ON I, lowering the current in the motor and thereby reducing its speed. If the REF signal goes low before TACH an Error-Slow signal turns ON I which



increases the load current and thereby the speed of the motor. The loop filter components are used to dampen the response of the loop and achieve optimal settling time.

Response time to disturbances in speed can be improved by synchronizing to sector data once information is being read from the disc. This change can be made by changing the count number in the programmable counter (see Serial Port) and switching TACH to a sector tachometer signal. This should be done when TACH and REF are in the low state so as not to generate an erroneous error signal. This can be achieved by programming the serial port to provide the SYNC signal (high) on the DATA OUT terminal which will indicate exact timing for the switch to sector data.

Start-Up and Back-EMF Commutation Circuitry. The A8902/03SLB provide sensorless operation of three-phase bipolar brushless dc motors. This is done by randomly energizing one of the six output commutation states to start the motor moving. The motor's back-EMF is then quickly examined to determine if the motor is moving in the correct direction and if the drivers are in their correct output states. If they are not, the output drivers are advanced to the next state in the output sequence and the process repeats itself. If the motor is synchronized to the correct output commutation state, and moving in the right direction, the back-EMF circuitry disables the start-up circuitry and continues to commutate the motor off the back-EMF signals in the windings.

Serial Port - DATA IN. The serial port functions to write various operational and diagnostic modes to the A8902/03SLB. The serial port DATA IN is enabled/disabled by the CHIP SELECT input. When CHIP SELECT is high the serial port is disabled and the chip is not affected by changes in data at the DATA IN or CLOCK inputs.

To write data to the serial port, the CLOCK input should be low prior to the CHIP SELECT input going low. Once CHIP SE-LECT goes low, information on the DATA IN terminal is read into the shift register on the positive-going transition of the ČLOCK. There are 23 bits in the serial input port. Their functions are:

- D0 Sleep/Run Mode; LOW = Sleep, HIGH = Run This bit allows the device to be powered down when not
- D1 Step Mode; LOW = Normal Operation, HIGH = Step Only When in the step-only mode the back-EMF detection circuitry is disabled and the power outputs are stepped through their normal commutation sequence by the start-up oscillator. This mode is intended to facilitate device and system testing.
- D2 Brake; LOW = Run, HIGH = Brake,

D3 and D4 - These two bits set the maximum output current:

D4	D5	I <sub>OUT</sub> (MAX)
0	0	1 A
0	1	800 mA
1	0	600 mA
1	1	400 mA

D5 thru D18 - This 14-bit word programs the REF time to set desired motor speed. The user provides the OSC input for the master clock to the 18-bit counter.

Bit Number	Count Number
D5	16
D6	32
D7	64
D8	128
D9	256
D10	512
D11	1 024
D12	2 048
D13	4 096
D14	8 192
D15	16 384
D16	32 768
D17	65 536
D18	131 072

D19 - This bit sets the frequency-locked loop synchronization; LOW = Internal once-around speed signal, HIGH = External sector data.

D20 and D21 - These bits program the number of motor poles for the once-around FCOM counter:

D20	D21	Motor Poles
0	0	8
0	] 1	_
1	0	16
1	1	12

D22 and D23 - Controls the multiplexor for DATA OUT:

D22	D23	DATA OUT
0	0	Tach. (once around or sector)
0	1	Thermal Shutdown
1	0	Sync. (tachsector switch)
1	1	FCOM


Data written into the serial port is latched and becomes active upon the low-to-high transition of the CHIP SELECT input at the end of the write cycle. D0 will be the last bit written to the serial port.

Reset. The RESET terminal when pulled low clears all serial port bits, including the DO latch which puts the A8902/03SLB in the sleep mode. When in the sleep mode, the FILTER terminal is pulled high to allow the output drivers to fully saturate at startup.

Centertap. The A8902/03SLB internally simulate the centertap voltage of the motor. To obtain reliable start-up performance from motor to motor, the motor centertap should be connected to this terminal.

External Component Selection. Applications information regarding the selection of external component values is available.

#### TYPICAL APPLICATION



Dwg. EP-036A