



128Kx32 SRAM MODULE

FEATURES

- Access Time 17 and 20ns
- MIL-STD-883 Compliant Devices Available
- Packaging
 - 66 pin, PGA Type, 1.185 inch square Hermetic Ceramic HIP (Package 401), SMD Number 5962-93187
 - 68 lead, 40mm, Hermetic CQFP (Package 501), SMD Number 5962-95595
 - 68 lead, 40mm Low Profile CQFP, 3.5mm (0.140") Under Development (Package 502)
 - 68 lead, Hermetic CQFP (G2), 22mm (0.880 inch) square (Package 500). Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (Fig. 3)


- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
 - WS128K32-XXH - 13 grams typical
 - WS128K32-XG4X - 20 grams typical
- Each of these devices is upgradeable to 512Kx32

4

SRAM MODULES

FIG. 1 PIN CONFIGURATION FOR WS128K32N-XXH, SMD 5962-93187

TOP VIEW



PIN DESCRIPTION

I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₁₆	Address Inputs
\overline{WE}_1-4	Write Enables
\overline{CS}_1-4	Chip Selects
\overline{OE}	Output Enable
V _{CC}	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM







FIG. 2 PIN CONFIGURATION FOR WS128K32-XG4X, SMD 5962-95595

TOP VIEW



PIN DESCRIPTION

Table with 2 columns: Pin Label and Description. Includes I/O0-31, A0-16, WE, CS1-4, OE, Vcc, GND, and NC.

BLOCK DIAGRAM






FIG. 3 PIN CONFIGURATION FOR WS128K32-XG2X

TOP VIEW




PIN DESCRIPTION

Table with 2 columns: Pin Label and Description. Includes I/O0-31, A0-16, WE1-4, CS1-4, OE, Vcc, GND, and NC.

The White 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.

BLOCK DIAGRAM



4 SRAM MODULES



ABSOLUTE MAXIMUM RATINGS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Operating Temperature, Storage Temperature Range, Supply Voltage, Signal Voltages Any Pin, and Junction Temperature.

TRUTH TABLE

Table with 6 columns: CS, OE, WE, Mode, Data I/O, Power. Rows show combinations of control signals and their effects on data I/O and power.

RECOMMENDED OPERATING CONDITIONS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Supply Voltage, Input High Voltage, Input Low Voltage, and Operating Temp. (Mil.).

CAPACITANCE (TA = +25°C)

Table with 5 columns: Parameter, Symbol, Conditions, Max, Unit. Rows include OE capacitance, WE1-4 capacitance (HIP (PGA), CQFP G4, CQFP G2), CS1-4 capacitance, Data I/O capacitance, and Address input capacitance.

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 10 columns: Parameter, Symbol, Conditions, Min, -17 Typ, Max, -20 Min, -20 Typ, -20 Max, Units. Rows include Input Leakage Current, Output Leakage Current, Operating Supply Current x 32 Mode, Standby Current, Output Low Voltage, and Output High Voltage.

NOTE: DC test conditions: VIH = VCC - 0.3V, VIL = 0.3V

DATA RETENTION CHARACTERISTICS

(TA = -55°C to +125°C)

Table with 10 columns: Parameter, Symbol, Conditions, Min, -17 Typ, Max, -20 Min, -20 Typ, -20 Max, Units. Rows include Data Retention Supply Voltage and Data Retention Current.

4

SRAM MODULES



AC CHARACTERISTICS
(VCC = 5.0V, TA = -55°C to +125°C)

Parameter	Symbol	-17		-20		Units
		Min	Max	Min	Max	
Read Cycle Time	t _{RC}	17		20		nS
Address Access Time	t _{AA}		17		20	nS
Output Hold from Address Change	t _{OH}	0		0		nS
Chip Select Access Time	t _{ACS}		17		20	nS
Output Enable to Output Valid	t _{OE}		9		15	nS
Chip Select to Output in Low Z	t _{CLZ} ¹	4		4		nS
Output Enable to Output in Low Z	t _{OLZ} ¹	4		4		nS
Chip Disable to Output in High Z	t _{CHZ} ¹		12		12	nS
Output Disable to Output in High Z	t _{OHZ} ¹		12		12	nS


1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS
(VCC = 5.0V, TA = -55°C to +125°C)

Parameter	Symbol	-17		-20		Units
		Min	Max	Min	Max	
Write Cycle Time	t _{WC}	17		20		nS
Chip Select to End of Write	t _{CW}	12		15		nS
Address Valid to End of Write	t _{AW}	15		15		nS
Data Valid to End of Write	t _{DW}	10		12		nS
Write Pulse Width	t _{WP}	12		15		nS
Address Setup Time	t _{AS}	0		0		nS
Address Hold Time	t _{AH}	0		0		nS
Output Active from End of Write	t _{OW} ¹	4		4		nS
Write Enable to Output in High Z	t _{WHZ} ¹		10		10	nS
Data Hold from Write Time	t _{DH}	0		0		nS

1. This parameter is guaranteed by design but not tested.

FIG. 4
AC TEST CIRCUIT




AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 3.0	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:
V_z is programmable from 2V to +7V
I_{in} & I_{oh} programmable from 0 to 16mA
Tester Impedance Z_{in} = 75 Ω
V_z is typically the midpoint of V_{OH} and V_{OL}
I_{in} & I_{oh} are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance




FIG. 5
TIMING WAVEFORM - READ CYCLE



4


SRAM MODULES

FIG. 6
WRITE CYCLE - WE CONTROLLED



WRITE CYCLE 1, WE CONTROLLED (OE = V_{IH})

FIG. 7
WRITE CYCLE - CS CONTROLLED



WRITE CYCLE 2, CS CONTROLLED (OE = V_{IH})



ORDERING INFORMATION

W S 128K 32 X - XXX X X X

SPECIAL PROCESSING:

E = Epitaxial Layer

DEVICE GRADE:

Q = MIL-STD-883 Compliant

M = Military Screened -55 C to +125 C

I = Industrial -40 C to +65 C

C = Commercial 0 C to +70 C

PACKAGE TYPE:

H = Ceramic Hex In-line Package, HIP (Package 401)

G2 = 22 mm Ceramic Quad Flat Pack, CQFP (Package 500)

G4 = 40 mm Ceramic Quad Flat Pack, CQFP (Package 501)

G4T = 40 mm Low Profile CQFP (Package 502)

ACCESS TIME in nS

IMPROVEMENT MARK:

N = No Connect at pin 8, 21, 28 and 39 in HIP for Upgrades

ORGANIZATION, 128Kx32

User configurable as 256Kx16 or 512Kx8

SRAM

WHITE MICROELECTRONICS

Device Type	Speed	Package	SMD Number
128K x 32 SRAM Module	20nS	66 pin HIP	5962-93187 09HXX
128K x 32 SRAM Module	17nS	66 pin HIP	5962-93187 10HXX
128K x 32 SRAM Module	20nS	68 pin CQFP	5962-95595 09HXX
128K x 32 SRAM Module	17nS	68 pin CQFP	5962-95595 10HXX