



SPEED/PACKAGE AVAILABILITY

54 F,W 74 B,F
 54LS F,W 74LS B,F
 54S F,W 74S B,F

BLOCK DIAGRAM



PIN CONFIGURATION



TRUTH TABLE

INPUTS				OUTPUTS	
SELECT			STROBE S	Y	W
C	B	A			
X	X	X	H	L	H
L	L	L	L	D0	<u>D1</u>
L	L	H	L	D1	<u>D2</u>
L	H	L	L	D2	<u>D3</u>
L	H	H	L	D3	<u>D4</u>
H	L	L	L	D4	<u>D5</u>
H	L	H	L	D5	<u>D6</u>
H	H	L	L	D6	<u>D7</u>
H	H	H	L	D7	<u>D7</u>

H = high level, L = low level, X = irrelevant
 D0, D1 . . . D7 = the level of the D respective input

SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$


TEST CONDITIONS				54/74			54/74LS			54/74S			UNIT
				$C_L = 15pF$ $R_L = 400\Omega$			$C_L = 15pF$ $R_L = 2k\Omega$			$C_L = 15pF$ $R_L = 280\Omega$			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
Propagation delay time													
t _{PLH}	Low-to-high	A,B,C (4 levels)		35	52		27	43		12	18	ns	
t _{PHL}	High-to-low			20	30		31	50		12	18		
t _{PLH}	Low-to-high	A,B,C,D (3 levels)		23	35								
t _{PHL}	High-to-low			22	33								
t _{PLH}	Low-to-high	A,B,C (3 levels)					24	39		10	15		
t _{PHL}	High-to-low						20	32		9	13.5		
t _{PLH}	Low-to-high	Strobe		35	52		23	37		11	16.5		
t _{PHL}	High-to-low			19	30		25	42		12	18		
t _{PLH}	Low-to-high	Strobe		15.5	24		19	31		9	13		
t _{PHL}	High-to-low			21	30		16	26		8.5	12		
t _{PLH}	Low-to-high	D ₀ —D ₇		19	29								
t _{PHL}	High-to-low			16	24								
t _{PLH}	Low-to-high	E ₀ —E ₁₅		13	20								
t _{PHL}	High-to-low			8.5	14								
t _{PLH}	Low-to-high	Any D					16	26		8	12		
t _{PHL}	High-to-low						20	32		8	12		
t _{PLH}	Low-to-high	Any D					13	21		4.5	7		
t _{PHL}	High-to-low						9	15		4.5	7		

Load circuit and typical waveforms are shown at the front of section.

10101

SPEED/PACKAGE AVAILABILITY
54 F,W 74 A,F

PIN CONFIGURATION




TRUTH TABLE

INPUTS											OUTPUTS
C	B	A	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	W
X	X	X	X	X	X	X	X	X	X	X	1
0	0	0	0	X	X	X	X	X	X	X	1
0	0	0	1	X	X	X	X	X	X	X	0
0	0	1	X	0	X	X	X	X	X	X	1
0	0	1	X	1	X	X	X	X	X	X	0
0	1	0	X	X	0	X	X	X	X	X	1
0	1	0	X	X	1	X	X	X	X	X	0
0	1	1	X	X	X	0	X	X	X	X	1
0	1	1	X	X	X	1	X	X	X	X	0
1	0	0	X	X	X	X	0	X	X	X	1
1	0	0	X	X	X	X	1	X	X	X	0
1	0	1	X	X	X	X	X	0	X	X	1
1	0	1	X	X	X	X	1	X	X	X	0
1	1	0	X	X	X	X	X	0	X	X	1
1	1	0	X	X	X	X	X	1	X	X	0
1	1	1	X	X	X	X	X	X	0	X	1
1	1	1	X	X	X	X	X	X	1	X	0
1	1	1	X	X	X	X	X	X	X	0	1
1	1	1	X	X	X	X	X	X	X	1	0

When used to indicate an input, X = Irrelevant.

LOGIC DIAGRAM



SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$

TEST CONDITIONS			54			
			$C_L = 15pF$ $R_L = 400 \Omega$			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	UNIT
Propagation delay time t_{PLH}	Low-to-high	A,B,C,D (3 levels)		23	35	ns
					22	
t_{PHL}	High-to-low			13	20	ns
t_{PLH}	Low-to-high			8.5	14	ns
T_{PHL}	High-to-low					ns

Load circuit and typical waveforms are shown at the front of section.