- 2-V to 5.5-V V_{CC} Operation
- Supports Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information


This quadruple silicon-gate CMOS analog switch is designed for 2-V to 5.5-V V_{CC} operation.

This switch is designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.


Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



RGY PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

T _A	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHC4066N	SN74AHC4066N
	QFN – RGY	Tape and reel	SN74AHC4066RGYR	HA4066
	0010 B	Tube	SN74AHC4066D	41104000
	SOIC - D	Tape and reel	SN74AHC4066DR	AHC4066
	SOP - NS	Tube	SN74AHC4066NS	ALIO 4000
-40°C to 85°C	SOP - NS	Tape and reel	SN74AHC4066NSR	AHC4066
	0000 00	Tube	SN74AHC4066DB	1144000
	SSOP – DB	Tape and reel	SN74AHC4066DBR	HA4066
	T000D DW	Tube	SN74AHC4066PW	1144000
	TSSOP – PW	Tape and reel	SN74AHC4066PWR	HA4066
	TVSOP - DGV	Tape and reel	SN74AHC4066DGVR	HA4066

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE (each switch)

INPUT CONTROL (C)	SWITCH
L	OFF
Н	ON

logic diagram (positive logic)



One of Four Switches

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} (see Note 1)	
Switch I/O voltage range, V _{IO} (see Notes 1 and 2)	
Control-input clamp current, I_{IK} ($V_I < 0$)	
I/O diode current, I_{IOK} (V_{IO} < 0 or V_{IO} > V_{CC})	
On-state switch current, I_T ($V_{IO} = 0$ to V_{CC})	
Continuous current through V _{CC} or GND	
Package thermal impedance, θ _{JA} (see Note 3): D package	86°C/W
(see Note 3): DB package	96°C/W
(see Note 3): DGV package	127°C/W
(see Note 3): N package	80°C/W
(see Note 3): NS package	76°C/W
(see Note 3): PW package	113°C/W
(see Note 4): RGY package	47°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 5.5 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SCLS511 - JUNE 2003

recommended operating conditions (see Note 5)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2†	5.5	V
		V _{CC} = 2 V	1.5		
.,	High lavel involved to the constant involve	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$.,
V_{IH}	High-level input voltage, control inputs	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		V
Ì		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5	
.,	Low lovel input veltage, control inputs	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$.,
V_{IL}	Low-level input voltage, control inputs	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$	
VI	Control input voltage		0	5.5	V
V _{IO}	Input/output voltage		0	V_{CC}	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100	ns/V
	V _{CC} = 4.5 V to 5.5 V			20	
T_A	Operating free-air temperature		-40	85	°C

[†] With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. Only digital signals should be transmitted at these low supply voltages.

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN74AHC4066 QUADRUPLE BILATERAL ANALOG SWITCH

SCLS511 - JUNE 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				T,	λ = 25°C	;			
	PARAMETER	TEST CONDITIONS	v _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT
		$I_T = -1 \text{ mA},$	2.3 V		38	180		225	
r _{on}	On-state switch resistance	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$	3 V		29	150		190	Ω
	Switch redictance	(see Figure 1)	4.5 V		21	75		100	
		I _T = -1 mA,	2.3 V		143	500		600	
r _{on(p)}	Peak on-state resistance	V _I = V _{CC} to GND,	3 V		57	180		225	Ω
. ,	orr state resistance	$V_C = V_{IH}$	4.5 V		31	100		125	
	Difference in	I _T = -1 mA,	2.3 V		6	30		40	
Δr_{on}	on-state resistance	$V_I = V_{CC}$ to GND,	3 V		3	20		30	Ω
	between switches	$V_C = V_{IH}$	4.5 V		2	15		20	
I _I	Control input current	V _I = 5.5 V or GND	0 to 5.5 V			±0.1		±1	μΑ
I _{S(off)}	Off-state switch leakage current	$\begin{split} &V_I = V_{CC} \text{ and } \\ &V_O = \text{GND, or } \\ &V_I = \text{GND and } \\ &V_O = V_{CC}, \\ &V_C = V_{IL} \\ &(\text{see Figure 2}) \end{split}$	5.5 V			±0.1		±1	μА
I _{S(on)}	On-state switch leakage current	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ (see Figure 3)	5.5 V			±0.1		±1	μА
I _{CC}	Supply current	$V_I = V_{CC}$ or GND	5.5 V					20	μΑ
C _{ic}	Control input capacitance				1.5				pF
C _{io}	Switch input/output capacitance				5.5				pF
C _F	Feed-through capacitance				0.5				pF



SCLS511 - JUNE 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

DAI	DAMETED	FROM	то	TEST	T,	չ = 25°C	;	MINI	MAY	LINUT
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	A or B	B or A	C _L = 15 pF, (see Figure 4)		1.2	10		16	ns
t _{PZH}	Switch turn-on time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		3.3	15		20	ns
t _{PLZ} t _{PHZ}	Switch turn-off time	С	A or B	C_L = 15 pF, R_L = 1 k Ω (see Figure 5)		6	15		23	ns
t _{PLH} t _{PHL}	Propagation delay time	A or B	B or A	C _L = 50 pF, (see Figure 4)		2.6	12		18	ns
t _{PZH}	Switch turn-on time	С	A or B	C_L = 50 pF, R_L = 1 k Ω (see Figure 5)		4.2	25		32	ns
t _{PLZ} t _{PHZ}	Switch turn-off time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		9.6	25		32	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

DAI	DAMETED	FROM	то	TEST	T,	գ = 25°C	;	MIN MAX	MAY	LINUT
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	IVIIIN	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	A or B	B or A	C _L = 15 pF, (see Figure 4)		0.8	6		10	ns
t _{PZH}	Switch turn-on time	С	A or B	C_L = 15 pF, R_L = 1 k Ω (see Figure 5)	2.3 11			15	ns	
t _{PLZ} t _{PHZ}	Switch turn-off time	С	A or B	C_L = 15 pF, R_L = 1 k Ω (see Figure 5)	4.5 11		11		15	ns
t _{PLH} t _{PHL}	Propagation delay time	A or B	B or A	C _L = 50 pF, (see Figure 4)		1.5	9		12	ns
t _{PZH}	Switch turn-on time	С	A or B	C_L = 50 pF, R_L = 1 k Ω (see Figure 5)		3	18		22	ns
t _{PLZ} t _{PHZ}	Switch turn-off time	С	A or B	C_L = 50 pF, R_L = 1 k Ω (see Figure 5)		7.2	18		22	ns

SN74AHC4066 QUADRUPLE BILATERAL ANALOG SWITCH

SCLS511 - JUNE 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

DA	RAMETER	FROM	то	TEST	T,	ղ = 25°C	;	MIN	MAX	UNIT
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	IVIIIN	WAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	A or B	B or A	C _L = 15 pF, (see Figure 4)		0.3	4		7	ns
t _{PZH}	Switch turn-on time	С	A or B	C_L = 15 pF, R_L = 1 k Ω (see Figure 5)	1.6 7			10	ns	
t _{PLZ}	Switch turn-off time	С	A or B	C_L = 15 pF, R_L = 1 k Ω (see Figure 5)		3.2	7		10	ns
t _{PLH} t _{PHL}	Propagation delay time	A or B	B or A	C _L = 50 pF, (see Figure 4)	0.6 6		6		8	ns
t _{PZH}	Switch turn-on time	С	A or B	C_L = 50 pF, R_L = 1 k Ω (see Figure 5)		2.1	12		16	ns
t _{PLZ} t _{PHZ}	Switch turn-off time	С	A or B	C_L = 50 pF, R_L = 1 k Ω (see Figure 5)		5.1	12		16	ns

analog switch characteristics over operating free-air temperature range (unless otherwise noted)

DADAMETED	FROM	ТО	TEST		.,	T	\ = 25°C	;		
PARAMETER	(INPUT)	(OUTPUT	CONDITION	NS	V _{CC}	MIN	TYP	MAX	UNIT	
_			$C_1 = 50 \text{ pF}, R_1 = 600 \Omega,$	2.3 V		30				
Frequency response (switch on)	A or B	B or A	f _{in} = 1 MHz (sine wave)				35		MHz	
(emien en)			$20\log_{10}(V_{O}/V_{I}) = -3 \text{ dB (s)}$	ee Figure 6)	4.5 V		50			
0					2.3 V		-45			
Crosstalk (between any switches)	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz (sine wave) (sine wave)}$	eee Figure 7)	3 V		-45		dB	
(bothoon any outlones)			I'in - I will z (sille wave) (s	4.5 V		-45				
Crosstalk					2.3 V		15			
(control input to	С	A or B	A or B $C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz} \text{ (square wave) (see Figure 8)}$				20		mV	
signal output)			I _{IN} = I WII IZ (Square wave	(see Figure 6)	4.5 V		50			
					2.3 V		-40			
Feed-through attenuation (switch off)	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega, f_i$ (see Figure 9)	_n = 1 MHz	3 V		-40		dB	
(OWNOW ON)			(see Figure 9)	(see Figure 9)			-40			
			$C_L = 50 \text{ pF, } R_L = 10 \text{ k}\Omega,$ $V_I = 2 \text{ V}_{p-p}$		2.3 V		0.1			
Sine-wave distortion	A or B	B or A	f _{in} = 1 kHz (sine wave)	$V_{I} = 2.5 V_{p-p}$	3 V		0.1		%	
			(see Figure 10)	$V_I = 4 V_{p-p}$	4.5 V		0.1			

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	NDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 pF$,	f = 10 MHz	4.5	pF






Figure 1. On-State Resistance Test Circuit




Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Leakage-Current Test Circuit





Figure 4. Propagation Delay Time, Signal Input to Signal Output



VOLTAGE WAVEFORMS

Figure 5. Switching Time (t_{PZL}, t_{PLZ}, t_{PZH}, t_{PHZ}), Control to Signal Output




Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk (Control Input – Switch Output)






Figure 9. Feed-Through Attenuation (Switch Off)




Figure 10. Sine-Wave Distortion





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN74AHC4066D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	Samples
SN74AHC4066DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066DBRE4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066DBRG4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	Samples
SN74AHC4066DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	Samples
SN74AHC4066DGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066DGVRE4	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066DGVRG4	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	Samples
SN74AHC4066DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	Samples
SN74AHC4066DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	Samples
SN74AHC4066N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHC4066N	Samples
SN74AHC4066NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHC4066N	Samples
SN74AHC4066NSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	Samples
SN74AHC4066NSRE4	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	Samples
SN74AHC4066NSRG4	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	Samples





www.ti.com 11-Apr-2013

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN74AHC4066PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066PWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066RGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HA4066	Samples
SN74AHC4066RGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HA4066	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.



PACKAGE OPTION ADDENDUM

11-Apr-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC4066DBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74AHC4066DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC4066DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC4066NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHC4066PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC4066RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC4066DBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74AHC4066DGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74AHC4066DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74AHC4066NSR	SO	NS	14	2000	367.0	367.0	38.0
SN74AHC4066PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74AHC4066RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>