32K x 8 2.5V Static RAM

Features

- Single 2.5V power supply
- Ideal for low-voltage and low-power cache memory applications
- · 70ns Access time
- · Low active power
- 81 mW
- · Low CMOS standby power
- 54 uW. f=fmax
- · Low-power alpha immune 6T cell
- · Plastic SOIC and TSOP packaging


Functional Description

The CY62256V25 is a high-performance 2.5V CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and

active LOW output enable (\overline{OE}) and three-state drivers. The device has an automatic power-down feature, reducing the power consumption by more than 98% when deselected.

An active LOW write enable signal (\overline{WE}) controls the writing/reading operation of the memory. When \overline{CE} and \overline{WE} inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory location addressed by the address present on the address pins (A₀ through A₁₄). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while \overline{WE} remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH. The CY62256V25 is available in standard 450-mil wide (300-mil body width) SOIC and 28 pin TSOP type I packages.



Selection Guide

		62256V25-70
Maximum Access Time (ns)		70
Maximum Operating Current (mA)		30
Maximum CMOS Standby Current (μA)	100	
	L	20
	LL	5

Shaded area contains preliminary information.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied...............55°C to +125°C Supply Voltage on V_{CC} to Relative GND......-0.5V to +3.6V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	. >2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature	v _{cc}	
Commercial	0°C to +70°C	2.5V ± 200mV	

Electrical Characteristics Over the Operating Range

		Test Conditions		CY62256V25-70		
Parameter	Description			Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -1.0 mA V_I = V_{IH} or V_{IL}		2.0		V
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 1.0 mA V_{I} = V_{IH} or V_{IL}			0.4	V
V _{IH}	Input HIGH Voltage	$V_{OUT} \ge V_{OH} \text{ (min)}$		1.7	V _{CC} +0.3V	٧
V _{IL}	Input LOW Voltage			-0.3	0.7	٧
I _{IX}	Input Load Current			-1	+1	μΑ
l _{OZ}	Output Leakage Current	GND < V _I < V _{CC} , Output Disabled		-5	+5	μΑ
los	Output Short Circuit Current ^[2]	V _{CC} = Max., V _{OUT} = GND			-300	mA
Icc	Operating Power Supply	$V_{CC} = Max.$, $I_{OUT} = 0mA$, $f = f_{MAX} = 1/t_{RC}$			30	mA
	Current		L		30	mΑ
			LL		30	mΑ
I _{SB1}	Automatic CE Power-Down	Max. V_{CC} , $\overline{CE} \ge V_{IH}$, $V_{IN} \ge V_{IH}$, or $V_{IN} \le V_{IL}$, $f = f_{MAX}$			5	mA
	Current — TTL Inputs		L		3	mΑ
			LL		1	mA
I _{SB2}	Automatic CE Power-Down	Max. V_{CC} , $\overline{CE} > V_{CC} - 0.2V$,			100	μΑ
	Current — CMOS Inputs	$V_{IN} > V_{CC} - 0.2V$, or $V_{IN} < 0.2V$, $WE > V_{CC} - 0.2V$ or $WE < 0.2V$, $f = f_{MAX}$	L		20	μA
		100	L		5	μА

Shaded area contains preliminary information.


Capacitance^[3]

Parameter	Description	Test Conditions	Max	Unit
C _{IN} : Addresses	Input Capacitance	$T_A = 25C, f = 1MHz, V_{CC} = 2.5V$	5	pF
C _{IN} : Controls			6	pF
C _{OUT}	Output Capacitance		6	pF

- V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
 Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds..
 Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range^[4]

		CY622	CY62256V25-70		
Parameter	Description	Min.	Max.	Unit	
READ CYCLE			•		
t _{RC}	Read Cycle Time	70		ns	
t _{AA}	Address to Data Valid		70	ns	
t _{OHA}	Data Hold from Address Change	3		ns	
t _{ACE}	CE LOW to Data Valid		70	ns	
t _{DOE}	OE LOW to Data Valid		35	ns	
t _{LZOE}	OE LOW to Low Z ^[5]	3		ns	
t _{HZOE}	OE HIGH to High Z ^[5,6]		25	ns	
t _{LZCE}	CE LOW to Low Z ^[5]	3		ns	
t _{HZCE}	CE HIGH to High Z ^[5,6]		25	ns	
t _{PU}	CE LOW to Power-Up	0		ns	
t _{PD}	CE HIGH to Power-Down		70	ns	
WRITE CYCLE ^[7,8]	•	•			
t _{WC}	Write Cycle Time	70		ns	
t _{SCE}	CE LOW to Write End	60		ns	
t _{AW}	Address Set-Up to Write End	60		ns	
t _{HA}	Address Hold from Write End	0		ns	
t _{SA}	Address Set-Up to Write Start	0		ns	
t _{PWE}	WE Pulse Width	50		ns	
t _{SD}	Data Set-Up to Write End	30		ns	
t _{HD}	Data Hold from Write End	0		ns	
t _{HZWE}	WE LOW to High Z ^[5,6]		25	ns	
t _{LZWE}	WE HIGH to Low Z ^[5]	3		ns	

Notes:

At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device. t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with $C_L = 5$ pF. Transition is measured ± 500 mV from steady-state voltage.

Test conditions assume signal transition time of 5 ns or less timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 100pF load capacitance.

The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.


The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t_{SA}, t_{HZWE}, t_{SD} and t_{HD} and never less than t_{WC}




Switching Waveforms

Read Cycle No.1 [9, 10] t_{RC} **ADDRESS** t_{OHA} PREVIOUS DATA VALID DATA VALID DATA OUT C62256V-8

Read Cycle No. 2 [10, 11]



Write Cycle No. 1 (WE Controlled) [7, 12, 13]



Notes:


- 9. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{|L}$.

- WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.
 Data I/O is high impedance if OE = V_{IH}.
 If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
 During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle No. 2 (CE Controlled) [7, 12, 13]



Write Cycle No. 3 (WE Controlled, OE LOW) [8, 13]



Truth Table

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power-Down	Standby (I _{SB})
L	Н	L	Data Out	Read	Active (I _{CC})
L	L	Х	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Read, Output Disabled	Active (I _{CC})

Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62256V25-70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	Commercial
70	CY62256V25L-70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	Commercial
70	CY62256V25LL-70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	Commercial
70	CY62256V25-70ZC	Z28	28-Lead Thin Small Outline Package	Commercial
70	CY62256V25L-70ZC	Z28	28-Lead Thin Small Outline Package	Commercial
70	CY62256V25LL-70ZC	Z28	28-Lead Thin Small Outline Package	Commercial

Shaded area contains advanced information.
Document #: 38-00519





Package Diagrams

28-Lead 450-Mil (300-Mil Body Width) SOIC S22



DIMENSIONS IN INCHES MIN. MAX.
LEAD COPLANARITY 0.004 MAX.








Package Diagrams (continued)

28-Lead Thin Small Outline Package Z28



[©] Cypress Semiconductor Corporation, 1996. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfurnion or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.