.

Preliminary Data



256K x 4 Static RAM

	Device Types					
Key Parameters S256K4 and S256K4L	25C	35M 35I 35C	45M 45I 45C	Unit		
Access Time	25	35	45	nS		
Cycle Time	25	35	45	nS		
Output Enable Access	10	15	20	nS		

Features

- 300 mil wide 28 pin DIP
- Advanced 4-T CMOS technology
- SOJ, LCC, and Flatpack Available
- Military, industrial, and commercial temperature range
- Military grades compliant to MIL-STD-883C

General Description

The Inova S256K4 is a high performance one megabit Static Random Access Memory (SRAM) organized as 256K by four bits.


The S256K4 is manufactured using a highly reliable, four transistor cell CMOS process. This provides a component which combines low active and standby power characteristics with high performance.


All inputs are fully TTL-compatible. Operation is fully static, without need for extra control logic to generate clock signals.

Every military grade device is fully compliant to MIL-STD-883C, paragraph 1.2.1. Industrial and commercial grade devices are fabricated in the same production line which ensures that they are also of the highest quality.

Package Options

Pinout





Recommended Operating

Conditions

Parameter	Symbol	Min.	Мах.	Unit
Supply Voltage(1)	V _{cc}	4.5	5.5	٧
Input HIGH Voltage	V _{IH}	2.2	V _{cc} +0.5	٧
Input LOW Voltage	V _{IL}	-0.5	0.8	V
Operating Temp. Mil.	T _c	-55	125	°C
Operating Temp. Ind.	T _c	-40	85	°C
Operating Temp. Comm	n. T _c	0	70	°C

Absolute Maximum Ratings (2)

, toootato maximo	
Temperature Under Bias	-55 °C to 125 °C
Storage Temperature	-65 °C to 150 °C
Supply Voltage(1)	-0.5V to 7.0 V
Signal Voltage On Any Pin	-0.5 V to V _{cc} + 0.5V
Power Dissipation	1 Watt
D.C. Continuous Output Current	Per Output 20 mA
Lead Temperature (Soldering 10) sec) 260 °C


Notes:

- 1. All voltages referenced to V_{ss} (GND).
- 2. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Truth Table

Mode	<u>cs</u>	ŌĒ	WE	I/O Operation	Supply Current
Standby	Н	X	X	High Z	I _{SB} /I _{FSB}
Read	L	TL	Н	Output	I _{CC2}
Write	L	Χ	L	Input	I _{CC2}
Output Disable	L	Н	Н	High Z	I _{CC2}

Load Test Circuits



Memory Scale

Access Time	25	35	45	Unit
S256K4	40	29	22	kbits/ns

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V



DC and Operating Characteristics

M=Military; C=Commercial; I=Industrial


Parameters	Cumbal			S2	56K4	S256K4L		
r ai ailietei s	Symbol			Min	Max	Min	Max	UNITS
Input Leakage	l lul	$V_{cc} = max, V_{in} = GND \text{ to } V_{cc}$			2		2	μА
Output Leakage	Lol	$V_{OUT} = GND \text{ to } V_{CC}, \overline{CS} > V_{IH}$			2		2	μА
Static Supply Current	l _{CC1}	CS = V _{II} , OE = V _{IH} No Address Transitions	C M		90 95 100		80 85 90	mA
Dynamic Supply Current	l _{CC2}	$\overline{CS} \leq V_{IL}$, $\overline{OE} = V_{IH}$ Address change every t_{RC}			140		125	mA
Standby Supply Current With Address Changes	l SB	CS > V _{IH} Address change every t _{RC}	C I M		30 35 40	-	3 4 10	mA
Standby Supply Current With CMOS Levels	I _{FSB}	$\overline{CS} = V \pm 0.2V$ No Address Transistions	C I M				0.75 1.25 5.0	mA
Data Retention Current At V = 2.0V _{DR}	CCOR	$\overline{CS} = V_{DR} min$ $V_{CC} = V_{DR} min$	C 1 M				0.10 0.15 2.0	mA
Data Retention Voltage	V _{DR}	V _{cc} input voltage	•	3.0		2.0		V
Output Low Voltage	V _{OL}	I _{oL} = 8 mA			0.4		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4 mA		2.4		2.4		V
Pin Capacitance (Typical)		Test Conditions	Addresses		Data I/O	CS, N	VE, OE	Units
(турісаі)	Pin V	oltage = $0V$, $f=1.0$ Mhz	8		10		12	pF

AC Characteristics (1)

No.	S256K4 and S256K4L Parameter		25C		35C,I,M		45C,I,M	
		Symbol	Min	Max	Min	Max	Min	Max
1	Read Cycle Time	t _{ec}	25		35		45	
2	Address Access Time	t _{ss}		25		35		45
3	Output Hold from Address Change	t _{oн}	3		5		5	
4	CS Access Time	t _{ACS}		25		35		45
5	CS on to Output in Low Z	t _{CLZ} (2,3)	5		5		5	
6	CS off to Output in High Z	t _{CHZ} (2,3)	0	10	0	15	0	20
7	OE on to Output Valid	t _{oe}		10		15		20
8	OE on to Output in Low Z	t _{ol2} (2.3)	0		0		0	
9	OE off to Output in High Z	t _{OHZ} (2.3)	0	10	0	15	0	20
10	Write Cycle Time	twc	25		35		45	
11	Chip Selection to End of Write	t _{cw}	20		25		30	
12	Address Valid to End of Write	t _{aw}	20		25		30	
13	Address Set-up Time	t _{AS}	0		0	<u> </u>	0	
14	Write Pulse Width	t _{wP}	20		25		30	
15	Write Recovery Time	t _{ws}	0		0		0	
16	Data Valid Set-Up to End of Write	t _{ow}	15		20	 	25	
17	Data Hold from End of Write	t _{DH}	0		0		0	
18	Write Pulse on to Output in High Z	t _{wHZ(2.3)}	0	10	0	15	0	20
19	Write Pulse off to Output in Low Z	t _{WLZ(2,3)}	5	<u> </u>	5		5	20_
20	Chip Deselect to Data Retention	t _{CDR(2)}	0	 	0		0	
21	Operation Recovery Time	t _R (2)		25	- 	35		45

Notes: (1) At Recommended Operating Conditions. All Values in Nanoseconds. (2) This Parameter is characterized initially and after any design or process change which could affect it. It is guaranteed to, but not tested to, the limits specified. (3) All I/O Transitions are measured ± 500mV from steady state with loading as specified in "Load Test Circuits."

READ CYCLE



Reading the S256K4 device is accomplished by taking chip select (CS) and output enable(OE) LOW, while write enable (WE) remains inactive or high. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.


Notes:

- 1. WE is high for READ CYCLES.
- 2. Device is continuously selected, $\overline{CS} = V_{\parallel}$ for all outputs active.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- 4. OE =V,
- 5. Data Output transitions measured ±500mV from steady state. This parameter is sampled and not 100% tested

Data Retention


S256K4 devices exhibit very low current drain when operated in Data Retention Mode. This Mode is entered by first driving Chip Select to $V_{\rm CC}$ and subsequently driving both $V_{\rm CC}$ and Chip Select to $V_{\rm DR}$. Chip Select must be set up before the $V_{\rm CC}$ drops below its minimum level. When exiting from Data Retention Mode, the user must wait one full Read Cycle Time prior to asserting Chip Select.

DATA RETENTION TIMING





WRITE CYCLE



Writing to the S256K4 is achieved when the chip select (CS) and write enable (WE) inputs are LOW. Data on the input/output pins is written into the memory location specified on the address pins (A0-A17).

The input/output pins remain in a high impedance state when chip select (CS) or output enable (OE) is HIGH, or write enable (WE) is LOW.

NOTES

- 1. A Write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition of \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition of \overline{CS} going high and \overline{WE} going high. During a \overline{WE} controlled write cycle, write pulse low is \geq TDW + TWHZ to allow the I/O drivers to turn off and data to be placed on the bus for the required TDW. If \overline{OE} is high during a \overline{WE} controlled write cycle this requirement does not apply and the write pulse can be as short as the specified TWP.
- 2. TCW is measured from CS going low to the end of write.
- 3. TAS is measured from the address valid to the beginning of write.
- 4. TWR is measured from the earliest of CS or WE going high to the end of write.
- 5. During this period, I/O pins are in the output state, therefore input signals of opposite phase must not be applied.
- 6. If CS goes low simultaneously with WE going low or after WE goes low, the outputs remain in a high impedance state.
- 7. DATA OUT is the same data written during the present cycle.
- 8. The real data of the next address is present at DATA OUT TAA after the address transition.
- 9. The tri-state parameters of data input and output are measured ± 500 mV from steady state. These parameters are sampled and characterized but not 100% tested.



Package Dimension and Ordering Information 28 PIN CERAMIC SIDEBRAZED DUAL-IN-LINE PACKAGE GOD MILWIDE 28 PIN CERAMIC "J" LEADED 400 MIL WIDE PACKAGE 445 .05 TYP 28 PIN CERAMIC SIDEBRAZED DUAL-IN-LINE PACKAGE 300 MIL WIDE .405 395 1 420 _ .050 TYP 650 REF 100 TYP OS TYP 28 LEAD (400 MIL) MOLDED DIP PACKAGE 28 LEAD (400 MIL) CERDIP PACKAGE 020 .05 TYP



Package Dimension and Ordering Information

