

# MH51208ANA-85L,-10L,-12L,-15L/ MH51208ANA -85H,-10H,-12H,-15H

4194304-BIT(524288-WORD BY 8-BIT)CMOS STATIC RAM

## MITSUBISHI (MEMORY/ASIC)

### DESCRIPTION

The MH51208ANA is a 4194304 bits CMOS static RAM module organized as 524288-words by 8-bits. It consists of four industry standard 128K×8 static RAMs (M5M51008VP/RV) and one decoder.

The stand-by current is low enough for a battery back-up application. It is mounted a TSOP package.

### FEATURES

Type	Access time (max)	Power supply current	
		Active (max)	Stand by (max)
MH51208ANA-85L	85ns		
MH51208ANA-10L	100ns		
MH51208ANA-12L	120ns		
MH51208ANA-15L	150ns		
MH51208ANA-85H	85ns	110mA	
MH51208ANA-10H	100ns		
MH51208ANA-12H	120ns		
MH51208ANA-15H	150ns		80μA

- Single +5V Power Supply
- No Clocks, No Refresh
- Data-Hold on +2V Power Supply
- Three-State Outputs: OR-tie Capability
- Simple Memory Expansion by  $\bar{S}$
- $\bar{OE}$  Prevents Data Contention in the I/O Bus
- Common Data I/O


### APPLICATION

Small Capacity Memory Units.

### FUNCTION

The operation mode of the MH51208ANA is determined by a combination of the device control inputs  $\bar{S}$ ,  $\bar{W}$  and  $\bar{OE}$ . Each mode is summarized in the function table. (see next page)

### PIN CONFIGURATION (TOP VIEW)




Outline 32N1D

A write cycle is executed whenever the low level  $\bar{W}$  overlaps with the low level  $\bar{S}$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\bar{W}$ ,  $\bar{S}$ , whichever occurs first, requiring the set-up and hold time relative to these edges to be maintained. The output enable  $\bar{OE}$  directly controls the output stage. Setting the  $\bar{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting  $\bar{W}$  at a high level and  $\bar{OE}$  at a low level while  $\bar{S}$  are in an active state.

When setting  $\bar{S}$  at a high level, the chip is in a non-

### BLOCK DIAGRAM



**MH51208ANA-85L,-10L,-12L,-15L/  
MH51208ANA-85H,-10H,-12H,-15H**
**4194304-BIT(524288-WORD BY 8-BIT)CMOS STATIC RAM**
**MITSUBISHI (MEMORY/ASIC)**

selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\bar{S}$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{CC3}$  or  $I_{CC4}$ , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

**FUNCTION TABLE**

$\bar{S}$	$\bar{W}$	$\bar{OE}$	Mode	DQ	$I_{CC}$
H	X	X	Non selection	High-impedance	Standby
L	L	X	Write	$D_{IN}$	Active
L	H	L	Read	$D_{OUT}$	Active
L	H	H		High-impedance	Active

**RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ C$ , unless otherwise noted)**

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
$V_{IL}$	Low input voltage	-0.3		0.8	V
$V_{IH}$	High input voltage	3.2		$V_{CC}+0.3$	V

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings			Unit
			Min	Typ	Max	
$V_{CC}$	Supply voltage		-0.3 ~ 7			V
$V_I$	Input voltage	With respect to GND	-0.3 ~ $V_{CC}+0.3$			V
$V_O$	Output voltage		0 ~ $V_{CC}$			V
$P_d$	Power dissipation	$T_a = 25^\circ C$		700		mW
$T_{opr}$	Operating temperature			0 ~ 70		°C
$T_{stg}$	Storage temperature			-40 ~ 100		°C

**ELECTRICAL CHARACTERISTICS ( $T_a = 0 \sim 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{IH}$	High input voltage		3.2		$V_{CC}+0.3$	V
$V_{IL}$	Low input voltage		-0.3		0.8	V
$V_{OH}$	High output voltage	$I_{OH} = -1mA$	2.4			V
$V_{OL}$	Low output voltage	$I_{OL} = 2mA$			0.4	V
$I_I$	Input current	$V_I = 0 \sim V_{CC}$			$\pm 4$	$\mu A$
$I_O$	Output current	$\bar{S} = V_{IH}$ or $\bar{OE} = V_{IH}$ $V_{I/O} = 0 \sim V_{CC}$			$\pm 4$	$\mu A$
$I_{CC1}$	Active supply current (AC. MOS level)	$\bar{S} < 0.2$ , $\bar{W} > V_{CC}-0.3$ output open other input $< 0.2$ or $> V_{CC}-0.3$ Min. cycle		65	100	mA
$I_{CC2}$	Active supply current (AC. TTL level)	$\bar{S} = V_{IL}$ , $\bar{W} = V_{IH}$ output open other input $= V_{IL}$ or $V_{IH}$ Min. cycle		75	110	mA
$I_{CC3}$	Stand-by supply current	$\bar{S} \geq V_{CC}-0.2V$ A17, A18 $\geq 0.2$ or $\geq V_{CC}-0.2$ Other inputs $= 0 \sim V_{CC}$	ANA-L		400	$\mu A$
			ANA-H		80	$\mu A$
$I_{CC4}$	Stand-by supply current	$\bar{S} = V_{IH}$ , Other inputs $= 0 \sim V_{CC}$			24	mA
$C_I$	Input capacitance ( $T_a = 25^\circ C$ )	$V_I = GND$ , $V_I = 25mVrms$ , $f = 1MHz$			30	pF
$C_O$	Output capacitance ( $T_a = 25^\circ C$ )	$V_O = GND$ , $V_O = 25mVrms$ , $f = 1MHz$			30	pF

Note 1 Direction for current flowing into IC is indicated as positive (no mark)

2. Typical value is  $V_{CC} = 5V$ ,  $T_a = 25^\circ C$

**MH51208ANA-85L,-10L,-12L,-15L/  
MH51208ANA-85H,-10H,-12H,-15H**
**4194304-BIT(524288-WORD BY 8-BIT)CMOS STATIC RAM**
**MITSUBISHI (MEMORY/ASIC)**
**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)



**Read cycle**


Symbol	Parameter	Limits												Unit	
		MH51208ANA-85			MH51208ANA-10			MH51208ANA-12			MH51208ANA-15				
		Min	Typ	Max											
$t_{CR}$	Read cycle time	85			100			120			150			ns	
$t_a(A)$	Address access time			85			100			120			150	ns	
$t_a(S)$	Chip select access time			85			100			120			150	ns	
$t_a(OE)$	Output enable access time			35			45			50			60	ns	
$t_{dis}(S)$	Output disable time after $\bar{S}$ high			40			45			50			55	ns	
$t_{dis}(OE)$	Output disable time after $\bar{OE}$ high			25			30			35			40	ns	
$t_{en}(S)$	Output enable time after $\bar{S}$ low	5			5			5			5			ns	
$t_{en}(OE)$	Output enable time after $\bar{OE}$ low	5			5			5			5			ns	
$t_v(A)$	Data valid time after address change	10			10			10			10			ns	

**TIMING REQUIREMENTS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

**Write cycle**

Symbol	Parameter	Limits												Unit	
		MH51208ANA-85			MH51208ANA-10			MH51208ANA-12			MH51208ANA-15				
		Min	Typ	Max											
$t_{cw}$	Write cycle time	85			100			120			150			ns	
$t_w(w)$	Write pulse width	55			65			75			85			ns	
$t_{su}(A)$	Address set up time	0			0			0			0			ns	
$t_{su}(A-\bar{W}H)$	Address set up time with respect to $\bar{W}$ high	65			75			85			100			ns	
$t_{su}(S)$	Chip select set up time	80			90			100			115			ns	
$t_{su}(D)$	Data set up time	30			35			40			45			ns	
$t_h(D)$	Data hold time	0			0			0			0			ns	
$t_{rec}(w)$	Write recovery time	0			0			0			0			ns	
$t_{dis}(w)$	Output disable time after $\bar{W}$ low			25			30			35			40	ns	
$t_{dis}(OE)$	Output disable time after $\bar{OE}$ high			25			30			35			40	ns	
$t_{en}(w)$	Output enable time after $\bar{W}$ high	5			5			5			5			ns	
$t_{en}(OE)$	Output enable time after $\bar{OE}$ low	5			5			5			5			ns	

**MH51208ANA-85L,-10L,-12L,-15L/  
MH51208ANA-85H,-10H,-12H,-15H**
**4194304-BIT(524288-WORD BY 8-BIT)CMOS STATIC RAM**
**MITSUBISHI (MEMORY/ASIC)**
**TIMING DIAGRAM**
**Read cycle**

**Write cycle ( $\overline{W}$  control)**


**MH51208ANA-85L,-10L,-12L,-15L/  
MH51208ANA-85H,-10H,-12H,-15H**
**4194304-BIT(524288-WORD BY 8-BIT)CMOS STATIC RAM**
**MITSUBISHI (MEMORY/ASIC)**
**Write cycle ( $\bar{S}$  control)**


4. Hatching indicates the state is don't care.

5. Writing is executed in overlap of S and W low.

6. If W goes low simultaneously with or prior to S, the output remains in the high-impedance state.

7. Don't active inverted phase signal externally when DQ pin is in output mode.

**POWER DOWN CHARACTERISTICS**
**ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>CC(PD)</sub>	Power down supply voltage		2			V
V <sub>I</sub> ( $\bar{S}$ )	Chip select input $\bar{S}$	2.2V $\leq$ V <sub>CC(PD)</sub>	3.2			V
		2V $\leq$ V <sub>CC(PD)</sub> $\leq$ 2.2V		V <sub>CC(PD)</sub>		V
I <sub>CC(PD)</sub>	Power down supply current	V <sub>CC</sub> = 3V, A <sub>17</sub> , A <sub>18</sub> < 0.2 or > V <sub>CC</sub> - 0.2 other inputs = 0 ~ V <sub>CC</sub>	ANA-L		200	$\mu$ A
			ANA-H		40	$\mu$ A

**TIMING REQUIREMENTS** ( $T_a = 0 \sim 70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>SU(PD)</sub>	Power down setup time		0			ns
t <sub>REC(PD)</sub>	Power down recovery time		t <sub>CR</sub>			ns

**POWER DOWN CHARACTERISTICS**
