


www.ti.com SCDS247-OCTOBER 2008


LOW ON-STATE RESISTANCE QUAD SPST CMOS ANALOG SWITCHES


FEATURES

- 2-V to 12-V Single-Supply Operation
- Specified ON-State Resistance:
 - 15 Ω Max With 12-V Supply
 - 20 Ω Max With 5-V Supply
 - 50 Ω Max With 3.3-V Supply
- R_{DSON} Matching
 - 2.5 Ω (Max) at 12 V
 - 3 Ω (Max) at 5 V
 - 3.5 Ω (Max) at 3.3 V

- Specified Low OFF-Leakage Currents:
 - 1 nA at 25°C
 - 10 nA at 85°C
- Specified Low ON-Leakage Currents:
 - 1 nA at 25°C
 - 10 nA at 85°C
- Low Charge Injection: 11.5 pC (12-V Supply)
- Fast Switching Speed:
 - t_{ON} = 80 ns, t_{OFF} = 50 ns (12-V Supply)
- Break-Before-Make Operation $(t_{ON} > t_{OFF})$
- TTL/CMOS-Logic Compatible With 5-V Supply
- Available in TSSOP-14 Package, SOIC-14







DESCRIPTION/ORDERING INFORMATION

The TS12A44513/TS12A44514/TS12A44515 are quad single pole/single throw (SPST), low-voltage / wide range, single-supply CMOS analog switches, with very low switch ON-state resistance. The TS12A44513 has two switches normally closed (NC) and two switches normally open (NO), the TS12A44514 switches are normally open (NO), the TS12A44515 switches are normally closed (NC).

These CMOS switches can operate continuously with a single supply between 2 V and 12 V. Each switch can handle rail-to-rail analog signals. The OFF-leakage current maximum is only 1 nA at 25°C or 10 nA at 85°C.

All digital inputs have 0.8-V to 2.4-V logic thresholds, ensuring TTL/CMOS-logic compatibility when using a 5-V supply.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCDS247-OCTOBER 2008 www.ti.com

ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
		Reel of 2500	TS12A44513DR	TS12A44513	
	SOIC - D	Reel of 2500	TS12A44514DR	TS12A44514	
–40°C to 85°C		Reel of 2500	TS12A44515DR	TS12A44515	
-40°C 10 65°C	TSSOP – PW	Reel of 2000	TS12A44513PWR	YD4513	
		Reel of 2000	TS12A44514PWR	YD4514	
		Reel of 2000	TS12A44515PWR	YD4515	

⁽¹⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MINIMUM AND MAXIMUM RATINGS(1)(2)

voltages referenced to GND

				MIN	MAX	UNIT
V ₊	Supply voltage range			-0.3	13	V
V _{NC} V _{NO} V _{COM}	Analog voltage range ⁽³⁾		-0.3	V ₊ + 0.3	V	
I _{NC} I _{NO} I _{COM}	Analog Current range	-20	20	mA		
	Continuous current into any terminal		±20	mA		
	Peak current, NO or COM (pulsed at			±30	mA	
	ESD per method 3015.7				2000	V
T _A	Operating temperature range			-40	85	°C
_	Danier dissination	Mounted on JEDEC 4-layer board (JESD	D package		1.15	W
P _D	Power dissipation	51-7), No airflow, $T_A = 25^{\circ}C$, $T_J = 125^{\circ}C$	PW package		0.88	VV
T _{stg}	Storage temperature range		-65	150	°C	
	Lead temperature (soldering, 10 s)			300	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL IMPEDANCE

					UNIT
		Mounted on JEDEC 1-layer board (JESD 51-3),	D package	133	
0	Thermal impedance,	No airflow	PW package	167	°C/W
θ_{JA}	junction to free air	Mounted on JEDEC 4-layer board (JESD 51-7),	D package	86	C/VV
		No airflow	PW package	112	

Submit Documentation Feedback

⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

⁽²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽³⁾ Voltages exceeding V₊ or GND on any signal terminal are clamped by internal diodes. Limit forward-diode current to maximum current rating.



www.ti.com SCDS247-OCTOBER 2008

ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY⁽¹⁾

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $V_{INH} = 2.4 \text{ V}$, $V_{INL} = 0.8 \text{ V}$, $T_{A} = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T _A	MIN TYP ⁽²⁾	MAX	UNIT
Analog Switch						
Analog signal range	V_{COM}, V_{NO}, V_{NC}			0	V ₊	V
011		$V_{+} = 4.5 \text{ V}, V_{COM} = 3.5 \text{ V},$	25°C	12	20	^
ON-state resistance	r _{on}	I _{COM} = 1 mA	Full		30	Ω
ON-state resistance	_	V _{COM} = 1 V, 2 V, 3 V,	25°C	1	3	^
flatness	r _{on(flat)}	I _{COM} = 1 mA	Full		4	Ω
ON-state resistance		$V_{+} = 4.5 \text{ V}, I_{COM} = 5 \text{ mA},$	25°C		3	
matching between channels ⁽³⁾	$\Delta r_{ m on}$	V_{NO} or $V_{NC} = 3 \text{ V}$	T _{MIN} to T _{MAX}		4	Ω
NO, NC	I _{NO(OFF)} ,	$V_{+} = 5.5 \text{ V}, V_{COM} = 1 \text{ V},$	25°C		1	nA
OFF leakage current ⁽⁴⁾	I _{NC(OFF)}	V_{NO} or $V_{NC} = 4.5 \text{ V}$	Full		10	ПА
СОМ	1	$V_{+} = 5.5 \text{ V}, V_{COM} = 1 \text{ V},$	25°C		1	nA
OFF leakage current ⁽⁴⁾	I _{COM(OFF)}	V_{NO} or $V_{NC} = 4.5 \text{ V}$	Full		10	ПА
СОМ	1	$V_{+} = 5.5 \text{ V}, V_{COM} = 4.5 \text{ V},$	25°C		1	nA
ON leakage current ⁽⁴⁾	I _{COM(ON)}	V_{NO} or $V_{NC} = 4.5 \text{ V}$	Full		10	IIA
Digital Control Input (IN)						
Input logic high	V_{IH}		Full	2.4	V_{+}	V
Input logic low	V_{IL}		Full	0	8.0	V
Input leakage current	I _{IH} , I _{IL}	$V_{IN} = V_+, 0 V$	Full		0.01	μΑ
Dynamic					,	
Turns on times	t _{ON}	and Figure 0	25°C	45	100	
Turn-on time		see Figure 6	Full		125	ns
Town of the con-		Firmura 6	25°C	35	50	
Turn-off time	toff	see Figure 6	Full		70	ns
Charge injection ⁽⁵⁾	Q_{C}	$C_L = 1 \text{ nF}, V_{NO} = 0 \text{ V},$ $R_S = 0 \Omega$, See Figure 5	25°C	-1.5		рС
NO, NC	C _{NO(OFF)} ,	f = 1 MHz, See Figure 8	25°C	8		pF
OFF capacitance	C _{NC(OFF)}	1 = 1 Wil 12, Occ 1 iguic 0	25 0			Ρι
COM OFF capacitance	$C_{COM(OFF)}$	f = 1 MHz, See Figure 8	25°C	8		pF
COM ON capacitance	$C_{COM(ON)}$	f = 1 MHz, See Figure 8	25°C	19		pF
Digital input capacitance	C _I	$V_{IN} = V_+, 0 V$	25°C	2		рF
Bandwidth	BW	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	530		MHz
OFF isolation	O _{ISO}	$R_L = 50 \ \Omega, \ C_L = 15 \ pF, \ V_{NO} = 1 \ V_{RMS}, \ f = 100 \ kHz$	25°C	-94		dB
Total harmonic distortion	THD	$R_L = 50 \ \Omega, \ C_L = 15 \ pF, \ V_{NO} = 1 \ V_{RMS}, \ f = 100 \ kHz$	25°C	0.09		%
Supply						
V cumply current	1	\\ 0\\\ or\\\	25°C		0.05	,. Λ
V ₊ supply current	I ₊	$V_{IN} = 0 \text{ V or } V_+$	Full		0.1	μΑ

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽²⁾ Typical values are at $T_A = 25$ °C.

 ⁽³⁾ ΔΓ_{ON} = r_{ON(MAX)} - r_{ON(MIN)}
 (4) Leakage parameters are 100% tested at maximum-rated hot operating temperature, and are ensured by correlation at 25°C.

⁽⁵⁾ Specified by design, not production tested

SCDS247-OCTOBER 2008 www.ti.com

ELECTRICAL CHARACTERISTICS FOR 12-V SUPPLY⁽¹⁾

 $V_{+} = 11.4 \text{ V}$ to 12.6 V, $V_{INH} = 5 \text{ V}$, $V_{INL} = 0.8 \text{ V}$, $T_{A} = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T _A	MIN TYP ⁽²⁾	MAX	UNIT
Analog Switch		'				
Analog signal range	V_{COM}, V_{NO}, V_{NC}			0	V ₊	V
ON		V ₊ = 11.4 V, V _{COM} = 10 V,	25°C	6.5	10	
ON-state resistance	r _{on}	I _{COM} = 1 mA	Full		15	Ω
ON-state resistance		V ₊ = 11.4 V,	25°C	1.5	3	
flatness	$r_{on(flat)}$	$V_{COM} = 2 \text{ V}, 5 \text{ V}, 10 \text{ V},$ $I_{COM} = 1 \text{ mA}$	Full		4	Ω
ON-state resistance		V ₊ = 11.4 V, I _{COM} = 5 mA,	25°C		2.5	
matching between channels ⁽³⁾	$\Delta r_{ m on}$	V_{NO} or $V_{NC} = 10 \text{ V}$	T _{MIN} to T _{MAX}		3	Ω
NO, NC	I _{NO(OFF),}	$V_{+} = 12.6 \text{ V}, V_{COM} = 1 \text{ V},$	25°C		1	nA
OFF leakage current ⁽⁴⁾	I _{NC(OFF)}	V_{NO} or $V_{NC} = 10 \text{ V}$	Full		10	ш
COM	la a a m	$V_{+} = 12.6 \text{ V}, V_{COM} = 1 \text{ V}, V_{NO} \text{ or } V_{NC} = 10 \text{ V}$	25°C		1	nA
OFF leakage current ⁽⁴⁾	I _{COM(OFF)}	V_{NO} or $V_{NC} = 10 \text{ V}$	Full		10	ш
COM	laa.wa.s	$V_{+} = 12.6 \text{ V}, V_{COM} = 10 \text{ V}, V_{NO} \text{ or } V_{NC} = 10 \text{ V}$	25°C		1	nA
ON leakage current ⁽⁴⁾	I _{COM} (ON)	V_{NO} or $V_{NC} = 10 \text{ V}$	Full		10	ПА
Digital Control Input (IN)						
Input logic high	V_{IH}		Full	5	V_{+}	V
Input logic low	V_{IL}		Full	0	0.8	V
Input leakage current	I _{IH} , I _{IL}	V _{IN} = V ₊ , 0 V	Full		0.001	μΑ
Dynamic						
Turn on time		See Figure 6	25°C	25	75	
Turn-on time	t _{ON}		Full		80	ns
Turn-off time		See Figure 6	25°C	20	45	no
rum-on ume	t _{OFF}	See Figure 6	Full		50	ns
Charge injection ⁽⁵⁾	Q _C	$C_L = 1 \text{ nF}, V_{NO} = 0 \text{ V},$ $R_S = 0 \Omega, \text{ See Figure 5}$	25°C	-10.5		рС
NO, NC	C _{NO(OFF)} ,	f = 1 MHz, See Figure 8	25°C	8		pF
OFF capacitance	C _{NC(OFF)}	1 = 1 Williz, Occ 1 iguic o	20 0			Pi
COM OFF capacitance	$C_{COM(OFF)}$	f = 1 MHz, See Figure 8	25°C	8		pF
COM ON capacitance	$C_{COM(ON)}$	f = 1 MHz, See Figure 8	25°C	21.5		pF
Digital input capacitance	Cı	$V_{IN} = V_+, 0 V$	25°C	2		pF
Bandwidth	BW	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	530		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	– 95		dB
Total harmonic distortion	THD	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	0.07		%
Supply			1		L	
.,		., .,	25°C		0.05	_
V ₊ supply current	I ₊	$V_{IN} = 0 \text{ V or } V_+$	Full		0.2	μΑ

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽²⁾ Typical values are at $T_A = 25$ °C.

⁽³⁾

 $[\]Delta r_{ON} = r_{ON(MAX)} - r_{ON(MIN)}$ Leakage parameters are 100% tested at maximum-rated hot operating temperature, and are ensured by correlation at 25°C.

⁽⁵⁾ Specified by design, not production tested



www.ti.com SCDS247-OCTOBER 2008

ELECTRICAL CHARACTERISTICS FOR 3-V SUPPLY⁽¹⁾

 $V_{+} = 3 \text{ V}$ to 3.6 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T _A	MIN TYP ⁽²⁾	MAX	UNIT	
Analog Switch							
Analog signal range	V_{COM}, V_{NO}, V_{NC}			0	V_{+}	V	
ON state registeres	_	$V_{+} = 3 \text{ V}, V_{COM} = 1.5 \text{ V},$	25°C	20	40	0	
ON-state resistance	r _{on}	$I_{NO} = 1 \text{ mA},$	Full		50	Ω	
ON-state resistance		V ₊ = 3 V,	25°C	1	3		
flatness	r _{on(flat)}	$V_{COM} = 1 \text{ V}, 1.5 \text{ V}, 2 \text{ V},$ $I_{COM} = 1 \text{ mA}$	Full		4	Ω	
ON-state resistance		$V_{+} = 2.7 \text{ V}, I_{COM} = 5 \text{ mA},$	25°C		3.5		
matching between channels ⁽³⁾	$\Delta r_{ m on}$	V_{NO} or $V_{NC} = 1.5 \text{ V}$	T _{MIN} to T _{MAX}		4.5	Ω	
NO, NC	I _{NO(OFF),}	$V_{+} = 3.6 \text{ V}, V_{COM} = 1 \text{ V},$	25°C		1	nA	
OFF leakage current ⁽⁴⁾	I _{NC(OFF)}	V_{NO} or $V_{NC} = 3 \text{ V}$	Full		10	IIA	
COM	I	$V_{+} = 3.6 \text{ V}, V_{COM} = 1 \text{ V},$	25°C		1	nA	
OFF leakage current ⁽⁴⁾	I _{COM(OFF)}	V_{NO} or $V_{NC} = 3 \text{ V}$	Full		10	ПА	
СОМ	la account	$V_{+} = 3.6 \text{ V}, V_{COM} = 3 \text{ V},$	25°C		1	nA	
ON leakage current ⁽⁴⁾	I _{COM(ON)}	V_{NO} or $V_{NC} = 3 \text{ V}$	Full		10	ПА	
Digital Control Input (IN)							
Input logic high	V_{IH}		Full	2.4	V_{+}	V	
Input logic low	V_{IL}		Full	0	0.8	V	
Input leakage current	I_{lH} , I_{lL}	$V_{IN} = V_+, 0 V$	Full		0.01	μΑ	
Dynamic							
Turn-on time ⁽⁵⁾	t _{ON}	Soo Figure 6	25°C	70	120	no	
rum-on time · /		See Figure 6	Full		175	ns	
Turn-off time ⁽⁵⁾		See Figure 6	25°C	50	80	ne	
rum-on time v	t _{OFF}	See Figure 0	Full		120	ns	
Charge injection ⁽⁵⁾	$Q_{\mathbb{C}}$	C _L = 1 nF, See Figure 5	25°C	-0.5		рС	
NO, NC OFF capacitance	$C_{NO(OFF)}^{}, \ C_{NC(OFF)}^{}$	f = 1 MHz, See Figure 8	25°C	8		pF	
COM OFF capacitance	C _{COM(OFF)}	f = 1 MHz, See Figure 8	25°C	8		pF	
COM ON capacitance	C _{COM(ON)}	f = 1 MHz, See Figure 8	25°C	17		pF	
Digital input capacitance	C_{l}	$V_{IN} = V_+, 0 V$	25°C	2		pF	
Bandwidth	BW	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	510		MHz	
OFF isolation	O _{ISO}	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	-94		dB	
Total harmonic distortion	THD	$R_L = 50 \ \Omega, \ C_L = 15 \ pF, \ V_{NO} = 1 \ V_{RMS}, \ f = 100 \ kHz$	25°C	0.27		%	
Supply							
V gupply gurrant		\/ = 0\/ or\/	25°C		0.03		
V ₊ supply current	I ₊	$V_{IN} = 0 \text{ V or } V_+$	Full		0.05	μΑ	

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Typical values are at $T_A = 25$ °C.


⁽³⁾

 $[\]Delta r_{ON} = r_{ON(MAX)} - r_{ON(MIN)}$ Leakage parameters are 100% tested at maximum-rated hot operating temperature, and are ensured by correlation at 25°C.

Specified by design, not production tested

SCDS247-OCTOBER 2008 www.ti.com

TYPICAL PERFORMANCE





www.ti.com SCDS247-OCTOBER 2008

PIN DESCRIPTION(1)

	PIN NO.						
TS12A44513	2A44513 TS12A44514 TS12A44515		NAME	DESCRIPTION			
	TSSOP-14						
2, 4, 9, 10	2, 4, 9, 10	2, 4, 9, 10	COM	Common			
14	14	14	V ₊	Power supply			
5, 6, 12, 13	5, 6, 12, 13	5, 6, 12, 13	IN	Digital control to connect COM to NO or NC			
7	7	7	GND	Digital ground			
1, 8	1, 3, 8, 11	-	NO	Normally open			
3, 11	_	1, 3, 8, 11	NC	Normally closed			

⁽¹⁾ NO, NC, and COM pins are identical and interchangeable. Any may be considered as an input or an output; signals pass in both directions.

SCDS247-OCTOBER 2008 www.ti.com



APPLICATION INFORMATION

Power-Supply Considerations

The TS12A44513/TS12A44514/TS12A44515 construction is typical of most CMOS analog switches, except that they have only two supply pins: V_+ and GND. V_+ and GND drive the internal CMOS switches and set their analog voltage limits. Reverse ESD-protection diodes connected in series are internally connected between each analog-signal pin and both V_+ and GND. If an analog signal exceeds V_+ or GND, one of the diodes will be forward biased, but the other will be reverse biased preventing current flow.

Virtually all the analog leakage current comes from the ESD diodes to V_+ or GND. Although the ESD diodes on a given signal pin are identical and, therefore, fairly well balanced, they are reverse biased differently. Each is biased by either V_+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V_+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity.

There is no connection between the analog-signal paths and V₊ or GND.

 V_+ and GND also power the internal logic and logic-level translators. The logic-level translators convert the logic levels to switched V_+ and GND signals to drive the analog signal gates.

Logic-Level Thresholds

The logic-level thresholds are CMOS/TTL compatible when V_+ is 5 V. As V_+ is raised, the level threshold increases slightly. When V_+ reaches 12 V, the level threshold is about 3 V – above the TTL-specified high-level minimum of 2.8 V, but still compatible with CMOS outputs.

CAUTION:

Do not connect the TS12A44513/TS12A44514/MAS4515 V_{+} to 3 V and then connect the logic-level pins to logic-level signals that operate from 5-V supply. Output levels can exceed 3 V and violate the absolute maximum ratings, damaging the part and/or external circuits.

High-Frequency Performance

In $50-\Omega$ systems, signal response is reasonably flat up to 250 MHz (see *Typical Operating Characteristics*). Above 20 MHz, the on response has several minor peaks that are highly layout dependent. The problem is not in turning the switch on; it is turning it off. The OFF-state switch acts like a capacitor and passes higher frequencies with less attenuation. At 10 MHz, OFF isolation is about -45 dB in $50-\Omega$ systems, decreasing (approximately 20 dB per decade) as frequency increases. Higher circuit impedances also make OFF isolation decrease. OFF isolation is about 3 dB above that of a bare IC socket, and is due entirely to capacitive coupling.

Test Circuits/Timing Diagrams




Figure 5. Charge Injection

Submit Documentation Feedback



www.ti.com SCDS247-OCTOBER 2008




Figure 6. Switching Times




Figure 7. OFF Isolation and ON Loss




Figure 8. NO, NC, and COM Capacitance





20-May-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TS12A44513DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS12A44513	Samples
TS12A44513DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS12A44513	Samples
TS12A44513PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YD4513	Samples
TS12A44513PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YD4513	Samples
TS12A44514DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS12A44514	Samples
TS12A44514DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS12A44514	Samples
TS12A44514PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YD4514	Samples
TS12A44514PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YD4514	Samples
TS12A44515DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS12A44515	Samples
TS12A44515DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS12A44515	Samples
TS12A44515PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YD4515	Samples
TS12A44515PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YD4515	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

20-May-2013

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Dec-2013

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS12A44513DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TS12A44513PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS12A44514DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TS12A44514PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS12A44515DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TS12A44515PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 18-Dec-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS12A44513DR	SOIC	D	14	2500	367.0	367.0	38.0
TS12A44513PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TS12A44514DR	SOIC	D	14	2500	367.0	367.0	38.0
TS12A44514PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TS12A44515DR	SOIC	D	14	2500	367.0	367.0	38.0
TS12A44515PWR	TSSOP	PW	14	2000	367.0	367.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>