

CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

PRELIMINARY IDT 7133S/L IDT 7143S/L

FEATURES:

- High-speed access
 - Military: 55/70/90ns (max.)
 - Commercial: 45/55/70/90ns (max.)
- Low-power operation
 - IDT7133/43S

Active: 375mW (typ.)

Standby: 5mW (typ.)

- IDT7133/43L

Active: 375mW (typ.)

Standby: 1mW (typ.)

- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143
- On-chip port arbitration logic (IDT7133 only)
- BUSY output flag on IDT7133: BUSY input on IDT7143
- · Fully asynchronous operation from either port
- Battery backup operation 2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 68-pin ceramic or plastic PGA, DIP (600 mil, 70 mil centers), LCC and PLCC
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7133/7143 are high-speed 2K x 16 dual-port static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7143 "SLAVE" dual-port In 32-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit-or-wider memory system applications results in full-speed, errofree operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS [™] high-performance technology, these devices typically operate on only 375mW of power at maximum access times as fast as 45ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 1mW from a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packaged in a 68-pin ceramic or plastic PGA, 68-pin LCC, 68-pin PLCC, and 70 mll center DIPs.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.






CEMOS is a trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989

PIN CONFIGURATIONS



- Both V_{CC} pins must be connected to the supply to assure reliable operation.
- Both GND pins must be connected to the supply to assure reliable operation.
- UB = Upper Byte, LB = Lower Byte.



ABSOLUTE MAXIMUM RATINGS (1)

ADOOL		HAIHAG		
SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	ô
P _T	Power Dissipation	2.0	2.0	W
l _{out}	DC Output Current	50	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{cc}	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
V _{IH}	Input High Voltage	2.2	_	6.0	V
V _{IL}	Input Low Voltage	-0.5(1)	_	0.8	٧

NOTE:

1. V_{ii} (min.) = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

5

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, V_{CC} = 5.0V ±10%)

SYMBOL	PARAMETER	TEST CONDITIONS		71338 7143 S		133L 143L	TINU
			MIN.	MAX.	MIN.	MAX.	
li _u i	Input Leakage Current	$V_{CC} = 5.5V$, $V_{iN} = 0V$ to V_{CC}	-	10	-	5	μА
الروا	Output Leakage Current	CE = V _{IH} , V _{OUT} = 0V to V _{CC}	-	10	-	5	μА
^ 0	Output Low Voltage (I/O ₀ - I/O ₁₅)	I _{OL} = 4mA	-	0.4	-	0.4	v
V _{OL}	Open Drain Output Low Voltage (BUSY)	I _{OL} = 16mA	_	0.5	-	0.5	٧
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	_	2.4	_	

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (3) (V_{CC} = 5.0V ±10%)

SYMBOL	PARAMETER	TEST CONDITION	VERS	ION	IDT71: IDT71: TYP. (2)	33x45 ⁽¹⁾ 43x45 ⁽¹⁾ MAX.	IDT713 IDT714 TYP. ⁽²⁾		IDT713 IDT714 TYP. ⁽²⁾		IDT713 IDT714 TYP. ⁽²⁾		דואט
lcc	Dynamic Operating Current (Both Ports	CE = V _{IL} Outputs Open	MIL.	S L		, 	_	280 260	75 75	260 240	75 75	260 240	mA
	Active)	f = fmax(4)	COM'L.	S	-	260 240	75 75	240 220	75 75	240 220	75 75	235 215	1110
I _{SB1}	Standby Current (Both Ports - TTL	CE, and CE, ≥ V _H	MIL.	S L	-		1 -	80 70	25 25	75 65	25 25	75 65	mA
.291	Level Inputs)	f = 1 _{MAX} (4)	COM'L.	S	-	75 65	25 25	70 60	25 25	70 60	25 25	65 55	ma
I _{SB2}	Standby Current (One Port – TTL	CEL or CER > VIH	MIL.	S L		1.	-	180 160	50 50	170 150	50 50	170 150	
352	Level Inputs)	Active Port Outputs Open	COM'L.	S L	- - 5, .	160 140	50 50	150 130	50 50	150 130	50 50	145 125	mA
I _{SB3}	Full Standby Current (Both Ports - CMOS		MIL.	SL	- 2		1 1	30 10	1 0.2	30 10	1 0.2	30 10	mA
-363	Level Inputs)	$V_{\text{IN}} \ge V_{\text{CC}} - 0.2V \text{ or } V_{\text{IN}} \le 0.2V f = 0^{(5)}$	COM'L.	SL	-, -	15 . 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	MA
		One Port CE _L or CE _R ≥ V _{CC} -0.2V	MIL.	s			-	170	45	160	45	155	
I _{SB4}	Full Standby Current (One Port – All CMOS	$V_{iN} \ge V_{CC}$ -0.2V or		L	-	-	_	150	40	140	40	135	
384	Level Inputs, f = 0 ⁽⁵⁾	V _{IN} ≤ 0.2V Active Port Outputs	COM'L.	s	1	150	45	140	45	140	45	135	mA
		Open, f = f _{MAX} (4)		L	<u>~</u>	130	40	120	40	120	40	115	

- 1. 0°C to +70°C temperature range only.
- 2. V_{CC} = 5V, T_A = +25°C
- 3. "x" in part numbers indicates power rating (S or L).
- At 1 = 1/4 Ax, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/t RC, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

5

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (1)


(L Version Only) $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITION		IDT7133S/L/ MIN.	IDT7143S/L MAX.	UNIT
V _{DR}	V _{CC} for Data Retention			2.0	_	٧
		1 ,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	MIL.	=	4000	Aι
ICCOR	Data Retention Current	V _{CC} = 2.0V CE ≥ VHc	COM'L.	-	1500	μΑ
t _{CDR} (3)	Chip Deselect to Data Retention Time	V _{IN} ≥ V _{HC} or ≤ V _{LC}		0		ns
t _R (3)	Operation Recovery Time			t _{RC} (2)	_	ns
l _{L(} (3)	Input Leakage Current			-	2	ДA

NOTES:

- 1. V_{CC} = 2V, T_A = +25°C.
- 2. t_{RC} = Read Cycle Time.
- 3. This parameter is guaranteed but not tested.

LOW V_{CC} DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, & 3




Figure 1. Output Load




Figure 2. Output Load (for t_{LZ},t_{HZ},t_{WZ},t_{OW})




Figure 3. BUSY Output Load (IDT7133 only)

^{*} Including scope and jig.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

SYMBOL	PARAMETER	IDT714	3S/L45 (2) 3S/L45 (2)	IDT7133: IDT7143:			33S/L70 43S/L70		3S/L90 3S/L90	UNIT
STMBUL	PARAMEIEN	COM'L MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ C	YCLE									
t _{RC}	Read Cycle Time	45		55	_	70	_	90	-	ns
tAA	Address Access Time	-	45		55	_	70	-	90	ns
t _{ACE}	Chip Enable Access Time	_	45	-	55	_	70	-	90	ns
t _{AOE}	Output Enable Access Time		30	_	35	-	40	-	40	ns
t _{oH}	Output Hold From Address Change	0	() -	0	_	0	_	10	_	ns
t _{LZ}	Output Low Z Time (1, 3)	5		5		5		5	-	ns
t _{HZ}	Output High Z Time (1, 3)	7.2	20		20		25		25	ns
t _{PU}	Chip Enable to Power Up Time (3)	0		0	_	0	_	0		ns
t _{PD}	Chip Disable to Power Down Time (3)		50		50	-	50	-	50	ns


NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (see Figures 1, 2 & 3).
- 2. 0°C to +70°C temperature range only.
- 3. This parameter is guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1, 3)



- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled, $\overline{CE} = V_{iL}$.
- 3. Addresses valid prior to or coincident with CE transition low.
- 4. OE = VIL


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

SYMBOL	PARAMETER	IDT7133S, IDT7143S, MIN.		IDT713 IDT714 MIN.			38/L70 38/L70 MAX.	IDT713: IDT714: MIN.		UNIT
WRITE	CYCLE					·				
twc	Write Cycle Time ⁽⁴⁾	45	-20/ 	55	_	70		90		ns
t _{EW}	Chip Enable to End of Write	30	870	40	-	50	_	85		ns
taw	Address Valid to End of Write	30	35 25	40		50	_	85	_	ns
t _{AS}	Address Setup Time	0 -	2.0	0	_	0		0	_	ns
t _{wP}	Write Pulse Width ⁽⁶⁾	30	500.0	40	_	50	_	55		ns
twe	Write Recovery Time	0	×-	0	-	0		0	_	ns
t _{DW}	Data Valid to End of Write	15	-	20	_	25	_	30	-	ns
t _{HZ}	Output High Z Time(1.3)		20	_	20	-	25		25	ns
t _{DH}	Data Hold Time (5)	5	-	5	_	5	_	5		ns
t _{wz}	Write Enable to Output in High Z ^(1,3)	* *	20	_	20	-	25		25	ns
tow	Output Active From End of Write(1.3.5)	6		5		5	_	5		ns


5

- 1. Transition is measured ±500mV from low or high impedance voltage with load (see Figures 1, 2 & 3).
- 2. 0°C to +70°C temperature range only.
- 3. This parameter is guaranteed but not tested.
- 4. For MASTER/SLAVE combination, $t_{WC} = t_{BAA} + t_{WR} + t_{WP}$.
- The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
- 6. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7).

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/ \overline{W} CONTROLLED TIMING) (1, 2, 3, 7)



WRITE CYCLE NO. 2 (CE CONTROLLED TIMING) (1, 2, 3, 5)



- 1. R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low R/\overline{W} .
- 3. tws is measured from the earlier of CE or R/W going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.

 5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If \overline{OE} is low during a R/W controlled write cycle, the write pulse width must be the larger of t_{WP} or (t_{WZ} + t_{DW}) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two
- 8. R/W for either upper or lower byte.


7

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

SYMBOL	PARAMETER	IDT7133S, IDT7143S, MIN.			33S/L55 43S/L55 MAX.		338/L70 438/L70 MAX.		33S/L90 13S/L90 MAX,	UNIT
BUSY TI	MING (For MASTER IDT7133)							·		
t _{BAA}	BUSY Access Time to Address		45		50	-	55	-	55	ns
t _{BDA}	BUSY Disable Time to Address		40	-	40	_	45	-	45	ns
t _{BAC}	BUSY Access Time to Chip Enable	_ ~~	30	_	35	-	35	-	45	ns
t _{BDC}	BUSY Disable Time to Chip Enable	- ***	25	-	30	-	30		45	ns
twpp	Write Pulse to Data Delay (2)	- 9, 900 7	80	-	80	-	90	-	100	ns
t _{DDD}	Write Data Valid to Read Data Delay (2)	- 1	55	-	55	-	70	-	90	ns
t _{BDD}	BUSY Disable to Valid Data ⁽³⁾	- 333	Note 4	_	Note 4	-	Note 4	-	Note 4	ns
taps	Arbitration Priority Set Up Time (4)	5	- 1	5	-	5	_	10	_	ns
BUSY IN	PUT TIMING (For SLAVE IDT7143)									
t _{wB}	Write to BUSY (5)	0	- 1	0	_	0	_	0		ns
t _{wH}	Write Hold After BUSY (6)	30	- 1	30		30		30	_	ns
t _{WDD}	Write Pulse to Data Delay (7)	. <u></u>	80	_	80	_	90	_	100	ns
t _{DDD}	Write Data Valid to Read Data Delay (7)	· «	55	-	55	_	70	_	90	ns

- 1. 0°C to +70°C temperature range only.
- Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH BUSY (For Master IDT7133)"
- 3. t_{BDO} is calculated parameter and is greater of 0, t_{WDD} t_{WP} (actual) or t_{DDD} t_{DW} (actual).
- 4. To ensure that the earlier of the two ports wins.
- 5. To ensure that the write cycle is inhibited during contention.
- 6. To ensure that a write cycle is completed after contention.
- Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (For Slave IDT7143)"


TIMING WAVEFORM OF READ WITH BUSY (1.2.3)(For MASTER IDT7133)



NOTES:


- 2. Write cycle parameters should be adhered to for ensuring proper writing.
- 3. Device is continously enabled for both ports.
- 4. OE at LO for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1, 2, 3) (For SLAVE IDT7143)



- 1. Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
- 2. Write cycle parameters should be adhered to for ensuring proper writing.
- 3. Device is continously enabled for both ports.


TIMING WAVEFORM OF WRITE WITH BUSY INPUT (For SLAVE IDT7143)




7

TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION







CER VALID FIRST:



TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (1) LEFT ADDRESS VALID FIRST:



RIGHT ADDRESS VALID FIRST:



NOTE: 1. $\overline{CE}_L = CE_R = V_{IL}$

FUNCTIONAL DESCRIPTION:

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The devices have an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{\text{CE}}$). In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{\text{CE}}$, on-chip control logic arbitrates between $\overline{\text{CE}}_{\text{L}}$ and $\overline{\text{CE}}_{\text{R}}$ for access; or (2) if the $\overline{\text{CE}}_{\text{S}}$ are low before an address match, on-chip control logic

arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port granted access completes its operation.

DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to 32 bits or more in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSY, while another activates its BUSY, signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs In width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

TABLE I - NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

_	LE	FT OR I	RIGHT F	PORT (1)		
R/W _{LB}	R/W _{UB}	CE	ŌĒ	I/O ₀₋₇	I/O ₈₋₁₅	FUNCTION
Х	Х	I	X	Z	Z	Port Disabled and In Power Down mode, I _{SB2} or I _{SB4}
X	x	Н	X	Z	Z	CE _R = CE _L = H, Power Down Mode, I _{SB1} or I _{SB3}
L	L	٦	Х	DATA	DATAIN	Data on Lower Byte and Upper Byte Written into Memory (2)
L	н	۲	L	DATA _{IN}	DATA _{OUT}	Data on Lower Byte Written into Memory. Data In Memory Output on Upper Byte (3)
н	L	L	L	DATAOUT	DATA IN	Data in Memory Output on Lower Byte ⁽³⁾ Data on Upper Byte Written Into Memory ⁽²⁾
L	н	L	н	DATA	Z	Data on Lower Byte Written into Memory ⁽²⁾
Н	L	L	н	Z	DATAIN	Data on Upper Byte Written into Memory ⁽²⁾
Н	Н	L	L	DATA _{OUT}	DATA _{OUT}	Data in Memory Output on Lower Byte and Upper Byte (3)
н	н	L	H	Z	z	High Impedance Outputs

- 1. AoL AioL ≠ AoR AioR
- 2. If BUSY = L, data is not written.
- 3. If $\overline{\text{BUSY}}$ = L, data may not be valid, see t_{WDD} and t_{DDD} timing.
- 4. H = High, L = Low, X = Don't Care, Z = High Impedance, LB = Lower Byte, UB = Upper Byte

TABLE II - ARBITRATION

LEFT	PORT	RIGHT	PORT	FLA	GS ⁽¹⁾	FUNCTION
CEL	A _{OL} - A _{1OL}	CER	A _{OR} - A _{1OR}	BUSYL	BUSYR	FUNCTION
н	x	н_	х	Н	н	No Contention
L	Any	Н	Х	Н	н	No Contention
Н	X	L	Any	Н	Н	No Contention
L	≠ AoR-AioR	L	≠ AoL -A 10L	Н	Н	No Contention
ADDRESS AF	BITRATION WITH C	E LOW BEFORE	ADDRESS MATCH			
L	LV5R	L	LV5R	н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	н	L	Arbitration Resolved
L	Same	L	Same	L	н	Arbitration Resolved
CE ARBITRA	TION WITH ADDRES	S MATCH BEFO	ORE CE			
LL5R	= A _{OR} -A _{10R}	LL5R	= A _{0L} -A _{10L}	Н	L	L-Port Wins
RL5L	= A _{OR} -A _{10R}	RL5L	= A _{OL} -A _{1OL}	L	н	R-Port Wins
LW5R	= A _{OR} -A _{10R}	LW5R	= A _{OL} -A _{1OL}	Н	L	Arbitration Resolved
LW5R	= A _{0R} -A _{10R}	LW5R	= A _{OL} -A _{1OL}	L	н	Arbitration Resolved

5

NOTE:

1. X = Don't Care, L = Low, H = High

LV5R = Left Address Valid \geq 5ns before right address

RV5L = Right Address Valid ≥ 5ns before left address

Same = Left and Right Address match within 5ns of each other

LL5R = Left \overline{CE} = LOW \geq 5ns before Right \overline{CE}

RL5L = Right \overline{CE} = LOW \geq 5ns before Left \overline{CE} LW5R = Left and Right \overline{CE} = LOW within 5ns of each other


CAPACITANCE ($T_A = +25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER(1)	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	V _{IN} = OV	11	pF
C _{out}	Input/Output Capacitance	V _{VO} = 0V	11	рF

NOTE:

This parameter is determined by device characterization but is not production tested.

32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. No arbitration in IDT7143 (SLAVE). BUSY-IN inhibits write in IDT7143 (SLAVE).

ORDERING INFORMATION

