

SN5451, SN54LS51, SN54S51, SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES

DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


The '51 and 'S51 contain two independent 2-wide 2-input AND-OR-INVERT gates. They perform the Boolean function $Y = AB + CD$.

The 'LS51 contains one 2-wide 3-input and one 2-wide 2-input AND-OR-INVERT gates. They perform the Boolean functions $1Y = (1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)$ and $2Y = (2A \cdot 2B) + (2C \cdot 2D)$.


The SN5451, SN54LS51, and SN54S51 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN7451, SN74LS51 and SN74S51 are characterized for operation from 0°C to 70°C .

logic diagrams


'51, 'S51




'LS51




SN5451 . . . J PACKAGE
SN54S51 . . . J OR W PACKAGE
SN7451 . . . N PACKAGE
SN74S51 . . . D OR N PACKAGE
(TOP VIEW)



SN5451 . . . W PACKAGE
(TOP VIEW)



SN54LS51 . . . J OR W PACKAGE
SN74LS51 . . . D OR N PACKAGE
(TOP VIEW)



NC - No internal connection
NU - Make no external connection

2
TTL Devices


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN5451, SN54LS51, SN54S51, SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES

SN54S51 . . . FK PACKAGE
(TOP VIEW)



SN54LS51 . . . FK PACKAGE
(TOP VIEW)





NC - No internal connection
NU - Make no external connection

2

logic symbols†

TTL Devices




positive logic:

$$1Y = \overline{(1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)}$$

$$2Y = \overline{(2A \cdot 2B) + (2C \cdot 2D)}$$



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, N, and W packages.

schematics



**SN5451, SN54LS51, SN54S51
SN7451, SN74LS51, SN74S51
AND-OR-INVERT GATES**

schematics



2

TTL Devices

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (See Note 1): '51, 'LS51, 'S51	7 V
Input voltage: '51, 'S51	5.5 V
'LS51	7 V
Operating free-air temperature range: SN54'	-55°C to 125°C
SN74'	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

SN5451, SN7451 AND-OR-INVERT GATES

recommended operating conditions

	SN5451			SN7451			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage	0.8			0.8			V
I _{OH} High-level output current	-0.4			-0.4			mA
I _{OL} Low-level output current	16			16			mA
T _A Operating free-air temperature	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †	SN5451			SN7451			UNIT
		MIN	TYP ‡	MAX	MIN	TYP ‡	MAX	
V _{IK}	V _{CC} = MIN, I _I = -12 mA	-1.5			-1.5			V
V _{OH}	V _{CC} = MIN, V _{IL} = 0.8 V, I _{OH} = -0.4 mA	2.4	3.4		2.4	3.4	V	
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 16 mA	0.2 0.4		0.2 0.4			V	
I _I	V _{CC} = MAX, V _I = 5.5 V	1			1			mA
I _{IH}	V _{CC} = MAX, V _I = 2.4 V	40			40			μA
I _{IL}	V _{CC} = MAX, V _I = 0.4 V	-1.6			-1.6			mA
I _{OS} §	V _{CC} = MAX	-20	-55		-18	-55		mA
I _{CCH}	V _{CC} = MAX, V _I = 0 V	4 8		4 8			mA	
I _{CCL}	V _{CC} = MAX, See Note 2	7.4	14		7.4	14		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{PLH}	Any	Y	R _L = 400 Ω,	C _L = 15 pF		13	22	ns
t _{PHL}					8	15		

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

2 TTL Devices

recommended operating conditions

	SN54LS51			SN74LS51			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage			0.7			0.8	V
I _{OH} High-level output current			-0.4			-0.4	mA
I _{OL} Low-level output current			4			8	mA
T _A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †	SN54LS51		SN74LS51		UNIT	
		MIN	TYP ‡	MAX	MIN		TYP ‡
V _{IK}	V _{CC} = MIN, I _I = -18 mA			-1.5		-1.5	V
V _{OH}	V _{CC} = MIN, V _{IL} = MAX, I _{OH} = -0.4 mA	2.5	3.4	2.7	3.4		V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 4 mA	0.25	0.4	0.25	0.4		V
	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 8 mA			0.35	0.5		
I _I	V _{CC} = MAX, V _I = 7 V		0.1			0.1	mA
I _{IH}	V _{CC} = MAX, V _I = 2.7 V		20			20	μA
I _{IL}	V _{CC} = MAX, V _I = 0.4 V		-0.4			-0.4	mA
I _{OS} §	V _{CC} = MAX	-20		-100		-100	mA
I _{CCH}	V _{CC} = MAX, V _I = 0 V		0.8		0.8	1.6	mA
I _{CCL}	V _{CC} = MAX, See Note 2		1.4		1.4	2.8	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Any	Y	R _L = 2 kΩ, C _L = 15 pF		12	20	ns
t _{PHL}					12.5	20	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

2

TTL Devices

SN54S51, SN74S51 AND-OR-INVERT GATES

recommended operating conditions

	SN54S51			SN74S51			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{OH} High-level output current			-1			-1	mA
I_{OL} Low-level output current			20			20	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †	SN54S51		SN74S51		UNIT
		MIN	TYP ‡ MAX	MIN	TYP ‡ MAX	
V_{IK}	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$		-1.2		-1.2	V
V_{OH}	$V_{CC} = \text{MIN}, V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	2.5	3.4	2.7	3.4	V
V_{OL}	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, I_{OL} = 20 \text{ mA}$		0.5		0.5	V
I_I	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$		1		1	mA
I_{IH}	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		50		50	µA
I_{IL}	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$		-2		-2	mA
$I_{OS} §$	$V_{CC} = \text{MAX}$	-40	-100	-40	-100	mA
I_{CCH}	$V_{CC} = \text{MAX}, V_I = 0 \text{ V}$		8.2 17.8		8.2 17.8	mA
I_{CCL}	$V_{CC} = \text{MAX}, \text{ See Note 2}$		13.6 22		13.6 22	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{PLH}	Any	Y	$R_L = 280 \Omega,$	$C_L = 15 \text{ pF}$	3.5	5.5	ns	
t_{PHL}					3.5	5.5	ns	
t_{PLH}			$R_L = 280 \Omega,$	$C_L = 50 \text{ pF}$	5		ns	
t_{PHL}					5.5		ns	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

2

TTL Devices