

BICMOS STATIC RAM 1 MEG (128K x 8-BIT)

PRELIMINARY IDT71B024

FEATURES:

- 128K x 8 Advanced High-Speed BiCMOS Static RAM
- · Equal access and cycle times
 - Commercial: 15/17ns
- · Two Chip Selects plus one Output Enable pin
- · Bidirectional inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- · Available in 32-pin Plastic DIP and SOJ packages


DESCRIPTION:

The IDT71B024 is a 1,024,576-bit high-speed Static RAM organized as 128K x 8. It is fabricated using IDT's high-performance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71B024 has an output enable pin which operates as fast as 8ns, with address access times as fast as 15ns available. All bidirectional inputs and outputs of the IDT71B024 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refresh are required for operation.

The IDT71B024 is packaged in a 32-pin 400 mil Plastic DIP and 32-pin 400 mil Plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1992

PIN CONFIGURATION



DIP/SOJ **TOP VIEW**

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	ç
TBIAS	Temperature Under Bias	-55 to +125	Ŏ
Tstg	Storage Temperature	-55 to +125	ိုင
Pτ	Power Dissipation	1.25	W
lout	DC Output Current	50	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

TRUTH TABLE(1,2)

	INP	UTS		I/O	FUNCTION
WE	CS1	CS2	ŌĒ		
X	Н	Х	Х	High-Z	Deselected-Standby (ISB)
Х	VHC(3)	Х	X	High-Z	Deselected-Standby (ISB1)
Х	X	L	X	High-Z	Deselected-Standby (ISB)
X	X	VLC(3)	Х	High-Z	Deselected-Standby (ISB1)
Н	L	Н	Н	High-Z	Outputs Disabled
Н	L	H	L	DATAOUT	Read Data
L	L	Н	_ X	DATAIN	Write Data

NOTES:

- 1. H = VIH, L = VIL, X = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- 3. Other inputs ≥VHC or ≤VLC

CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	рF
CI/O	I/O Capacitance	Vout = 3dV	7	pF

2991 tbi 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2		Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	٧

NOTE:

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$

			IDT71B024		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
Huj	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	-	5	μА
llo	Output Leakage Current	Vcc = Max., CS1 = ViH, CS2 = ViL, Vout = GND to Vcc		5	μА
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.		0.4	٧
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4	_	٧

2991 tbl 01

2991 tht 05

^{1.} This parameter is guaranteed by device characterization, but is not production tested.

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

Symbol	Parameter	71B024S15		71B024S17		
		Com'l.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current, CS2 ≥ V _{IH} and CS1 ≤ V _{IL} , Outputs Open, V _{CC} = Max., f = f _M ax ⁽²⁾	200		195	-	mA
Isa	Standby Power Supply Current (TTL Level) CS1 ≥ VIH or CS2 ≤ VIL, Outputs Open, Vcc = Max f = fmax ⁽²⁾	55	_	50		mA
ISB1	Full Standby Power Supply Current (CMOS Level) CS1 ≥ VHC or CS2 ≤ VLC Outputs Open, VCC = Max., f = 0 ⁽²⁾ , VIN ≤ VLC or VIN ≥ VHC	40		40		mA

NOTES:


1. All values are maximum guaranteed values

2. fMAX = 1/thc (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V		
Input Rise/Fall Times	3ns		
Input Timing Reference Levels	1.5V		
Output Reference Levels	1.5V		
AC Test Load	See Figures 1, 2, & 3		

2991 tbl 07



2991 drw 03

DATAOUT ______ 255Ω _____ 2591 drw 04

*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)






Figure 3. Lumped Capacitive Load, typical Derating

8


2991 tb! 06

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)


		71B0	71B024S15		71B024S17	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cycle	•					
tac	Read Cycle Time	15		17	<u> </u>	ns
taa	Address Access Time	_	15		17	ns
tacs	Chip Select Access Time		15		17	ns
tcLZ ⁽¹⁾	Chip Select to Output in Low-Z	3	_	3	_	ns
tcHZ ⁽¹⁾	Chip Deselect to Output in High-Z	0	8	0	8	ns
toe	Output Enable to Output Valid	_	8	· –	9	ns
toLZ ⁽¹⁾	Output Enable to Output in Low-Z	0	_	0	_	ns
toHZ ⁽¹⁾	Output Disable to Output in High-Z	0	7	0	7	ns
tон	Output Hold from Address Change	4	_	4	_	ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0	_	0		ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time	_	15	-	17	ns
Write Cycle	•					
two	Write Cycle Time	15		17	_	ns
taw	Address Valid to End-of-Write	12		12	_	ns
tcw	Chip Select to End-of-Write	12		12	_	ns
tas	Address Set-up Time	0		0		ns
twp	Write Pulse Width	12		12	_	ns
twn	Write Recovery Time	0	_	0		ns
tow	Data Valid to End-of-Write	8	_	9	_	ns
tDH	Data Hold Time	0	_	0	_	ns
tow ⁽¹⁾	Output Active from End-of-Write	3	_	3	_	ns
twHz ⁽¹⁾	Write Enable to Output in High-Z	0	8	0	8	ns

^{1.} This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




NOTES:

- WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS1 is LOW, CS2 is HIGH.
- 3. Address must be valid prior to or coincident with the later of CS1 transition LOW and CS2 transition HIGH; otherwise tax is the limiting parameter.
- 4. OE is LOW.
- Transition is measured ±200mV from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 5, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS1 AND CS2 CONTROLLED TIMING)(1, 2, 5)



NOTES:

- 1. WE must be HIGH, CS1 must be HIGH, or CS2 must be LOW during all address transitions.
- 2. A write occurs during the overlap of a LOW CS1, HIGH CS2, and a LOW WE.
- 3. two is measured from the earlier of either CS1 or WE going HIGH or CS2 going LOW to the end of the write cycle.
- 4. During this period I/O pins are in the output state, and input signals must not be applied.
- 5. If the CST LOW transition or the CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state. CS1 and CS2 must both be active during the tow write period.
- 6. Transition is measured ±200mV from steady state.
- 7. OE is continuously HIGH. During a WE controlled write cycle with OE LOW, two must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified two.

R

ORDERING INFORMATION

