



Integrated Device Technology, Inc.

BiCMOS STATIC RAM 1 MEG (128K x 8-BIT)

PRELIMINARY
IDT71B024

FEATURES:

- 128K x 8 Advanced High-Speed BiCMOS Static RAM
- Equal access and cycle times
 - Commercial: 15/17ns
- Two Chip Selects plus one Output Enable pin
- Bidirectional inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Available in 32-pin Plastic DIP and SOJ packages


DESCRIPTION:

The IDT71B024 is a 1,024,576-bit high-speed Static RAM organized as 128K x 8. It is fabricated using IDT's high-performance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71B024 has an output enable pin which operates as fast as 8ns, with address access times as fast as 15ns available. All bidirectional inputs and outputs of the IDT71B024 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refresh are required for operation.

The IDT71B024 is packaged in a 32-pin 400 mil Plastic DIP and 32-pin 400 mil Plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM




8

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1992

PIN CONFIGURATION



2991 drw 02

**DIP/SOJ
TOP VIEW**

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.25	W
IOUT	DC Output Current	50	mA

NOTES:

2991 tbi 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V.

TRUTH TABLE^(1,2)

INPUTS				I/O	FUNCTION
WE	CS1	CS2	OE		
X	H	X	X	High-Z	Deselected—Standby (LSB)
X	VHC ⁽³⁾	X	X	High-Z	Deselected—Standby (LSB1)
X	X	L	X	High-Z	Deselected—Standby (LSB)
X	X	VLC ⁽³⁾	X	High-Z	Deselected—Standby (LSB1)
H	L	H	H	High-Z	Outputs Disabled
H	L	H	L	DATAOUT	Read Data
L	L	H	X	DATAIN	Write Data

NOTES:

2991 tbi 01

- H = VIH, L = VIL, X = Don't care.
- VLC = 0.2V, VHC = Vcc - 0.2V.
- Other inputs ≥ VHC or ≤ VLC

CAPACITANCE

(TA = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

NOTE:

2991 tbi 03

- This parameter is guaranteed by device characterization, but is not production tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	Vcc+0.5	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2991 tbi 04

- VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

DC ELECTRICAL CHARACTERISTICS

Vcc = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT71B024		Unit
			Min.	Max.	
ILI	Input Leakage Current	Vcc = Max., VIN = GND to Vcc	—	5	µA
ILO	Output Leakage Current	Vcc = Max., CS1 = VIH, CS2 = VIL, VOUT = GND to Vcc	—	5	µA
VOL	Output Low Voltage	IOL = 8mA, Vcc = Min.	—	0.4	V
VOH	Output High Voltage	Ioh = -4mA, Vcc = Min.	2.4	—	V

2991 tbi 05

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

($V_{CC} = 5.0V \pm 10\%$, $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$)

Symbol	Parameter	71B024S15		71B024S17		Unit
		Com'l.	Mil.	Com'l.	Mil.	
I _{CC}	Dynamic Operating Current, CS2 ≥ V _{IH} and $\overline{CS1} \leq V_{IL}$, Outputs Open, V _{CC} = Max., f = f _{MAX} ⁽²⁾	200	—	195	—	mA
I _{S8}	Standby Power Supply Current (TTL Level) CS1 ≥ V _{IH} or CS2 ≤ V _{IL} , Outputs Open, V _{CC} = Max., f = f _{MAX} ⁽²⁾	55	—	50	—	mA
I _{S81}	Full Standby Power Supply Current (CMOS Level) CS1 ≥ V _{HC} or CS2 ≤ V _{LC} Outputs Open, V _{CC} = Max., f = 0 ⁽²⁾ , V _{IN} ≤ V _{LC} or V _{IN} ≥ V _{HC}	40	—	40	—	mA


NOTES: 2991 tbl 06

- All values are maximum guaranteed values.
- f_{MAX} = 1/T_{RC} (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, & 3

2991 tbl 07



2991 drw 03


Figure 1. AC Test Load



2991 drw 04

*Including jig and scope capacitance.

Figure 2. AC Test Load
 (for tCLZ, tOLZ, tCHZ, tOHZ, tOW, and tWHZ)



2991 drw 05

Figure 3. Lumped Capacitive Load, typical Derating

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$)


Symbol	Parameter	71B024S15		71B024S17		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
t _{RC}	Read Cycle Time	15	—	17	—	ns
t _{AA}	Address Access Time	—	15	—	17	ns
t _{ACS}	Chip Select Access Time	—	15	—	17	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	3	—	3	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	0	8	0	8	ns
t _{OE}	Output Enable to Output Valid	—	8	—	9	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	0	—	0	—	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	0	7	0	7	ns
t _{OH}	Output Hold from Address Change	4	—	4	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	15	—	17	ns
Write Cycle						
t _{WC}	Write Cycle Time	15	—	17	—	ns
t _{AW}	Address Valid to End-of-Write	12	—	12	—	ns
t _{CW}	Chip Select to End-of-Write	12	—	12	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	ns
t _{WP}	Write Pulse Width	12	—	12	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	8	—	9	—	ns
t _{DH}	Data Hold Time	0	—	0	—	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	3	—	3	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	0	8	0	8	ns

NOTE:


1. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

2991 tbl 08

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




- NOTES:**
1. \overline{WE} is HIGH for Read Cycle.
 2. Device is continuously selected, $\overline{CS1}$ is LOW, CS2 is HIGH.
 3. Address must be valid prior to or coincident with the later of $\overline{CS1}$ transition LOW and CS2 transition HIGH; otherwise t_{AA} is the limiting parameter.
 4. \overline{OE} is LOW.
 5. Transition is measured $\pm 200\text{mV}$ from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1, 2, 5, 7)



2991 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{CS1}$ AND $\overline{CS2}$ CONTROLLED TIMING)^(1, 2, 5)



2991 drw 09

NOTES:

1. \overline{WE} must be HIGH, $\overline{CS1}$ must be HIGH, or $\overline{CS2}$ must be LOW during all address transitions.
2. A write occurs during the overlap of a LOW $\overline{CS1}$, HIGH $\overline{CS2}$, and a LOW \overline{WE} .
3. t_{WR} is measured from the earlier of either $\overline{CS1}$ or \overline{WE} going HIGH or $\overline{CS2}$ going LOW to the end of the write cycle.
4. During this period I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{CS1}$ LOW transition or the $\overline{CS2}$ HIGH transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state. $\overline{CS1}$ and $\overline{CS2}$ must both be active during the t_{cw} write period.
6. Transition is measured $\pm 200mV$ from steady state.
7. \overline{OE} is continuously HIGH. During a \overline{WE} controlled write cycle with \overline{OE} LOW, t_{WP} must be greater than or equal to $t_{WHZ} + t_{cw}$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{cw} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is the specified t_{WP} .

ORDERING INFORMATION

