




DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
DESCRIPTION


The T74LS109A consist of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and K pins together.


PIN CONNECTION (top view)


LOGIC SYMBOL



LOGIC DIAGRAM AND TRUTH TABLE



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	- 0.5 to 7	V
V_I	Input Voltage, Applied to Input	- 0.5 to 15	V
V_O	Output Voltage, Applied to Output	- 0.5 to 10	V
I_I	Input Current, into Inputs	- 30 to 5	mA
I_O	Output Current, into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGE

Part Numbers	Supply Voltage			Temperature
	Min.	Typ.	Max.	
T74LS109AXX	4.75 V	5.0 V	5.25 V	0 °C to + 70 °C

XX = package type.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter	Limits			Test Condition (note 1)	Unit
		Min.	Typ. (*)	Max.		
V_{IH}	Input HIGH Voltage	2.0			Guaranteed Input HIGH Voltage	V
V_{IL}	Input LOW Voltage			0.8	Guaranteed Input LOW Voltage	V
V_{CD}	Input Clamp Diode Voltage		- 0.65	- 1.5	$V_{CC} = \text{MIN}$, $I_{IN} = - 18 \text{ mA}$	V
V_{OH}	Output HIGH Voltage	2.7	3.4		$V_{CC} = \text{MIN}$, $I_{OH} = - 400 \mu\text{A}$ $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	V
V_{OL}	Output LOW Voltage		0.25	0.4	$I_{OL} = 4.0 \text{ mA}$	V
			0.35	0.5	$I_{OL} = 8.0 \text{ mA}$	V
I_{IH}	Input HIGH Current	J, K, Clock Set, Clear		20 40	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$	μA
		J, K, Clock Set, Clear		0.1 0.2	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$	mA
I_{IL}	Input LOW Current	J, K, Clock Set, Clear		- 0.4 - 0.8	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$	mA
I_{OS}	Output Short Circuit Current (note 2)	- 20		- 100	$V_{CC} = \text{MAX}$	mA
I_{CC}	Power Supply Current			8.0	$V_{CC} = \text{MAX}$	mA

Notes : 1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
2. Not more than one output should be shorted at a time.

(*) Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$.AC CHARACTERISTICS : $T_A = 25^\circ\text{C}$


Symbol	Parameter	Limits			Test Conditions	Unit
		Min.	Typ.	Max.		
f_{MAX}	Maximum Clock Frequency	25	33		$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	MHz
t_{PLH} t_{PHL}	Clock, Clear Set to Output		13 25	25 40		ns

AC SET-UP REQUIREMENTS : $T_A = 25^\circ\text{C}$

Symbol	Parameter	Limits			Test Conditions	Unit
		Min.	Typ.	Max.		
t_w	Clock, Clear, Set Pulse Width	25			$V_{CC} = 5.0\text{ V}$	ns
t_s	Data Set-up Time HIGH	35				ns
	LOW	25				ns
t_h	Hold Time	5.0				ns

AC WAVEFORMS

Figure 1 :Clock to Output Delays, Data Set-up and Hold Times, Clock Pulse Width.



* The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 2 :Set and Clear to Output Delays, Set and Clear Pulse Widths.





Figure 3 :Clock to Output Delays, Data Set-up and Hold Times, Clock Pulse Width.

* The shaded areas indicate when the input is permitted to change for predictable output performance