- Organization . . . 128K x 8-Bit Flash Memory
- Pin Compatible With Existing 1-Megabit EPROMs
- V_{CC} Tolerance ±10%
- All inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time

'28F010A-10 100 ns '28F010A-12 120 ns '28F010A-15 150 ns '28F010A-17 170 ns

- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour Burn-In and Choice of Operating Temperature Ranges
- Chip Erase Before Reprogramming
- 10000 and 1000 Program/Erase-Cycle Versions Available
- Low Power Dissipation (V_{CC} = 5.5 V)
 - Active Write . . . 55 mW
 - Active Read . . . 165 mW
 - Electrical Erase . . . 82.5 mW
 - Standby . . . 0.55 mW
 - (CMOS-Input Levels)
- Automotive Temperature Range
 40°C to 125°C


description

The TMS28F010A is a 1048576-bit, programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 10000 and 1000 program/erase-endurance-cycle versions.


The TMS28F010A Flash EEPROM is offered in a dual in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers, a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix), a 32-lead thin small-outline package (DD suffix), and a reverse pinout TSOP package (DU suffix).

The TMS28F010A is characterized for operation in temperature ranges of 0°C to 70°C (NL, FML, DDL, and DUL suffixes), -40°C to 85°C (NE, FME, DDE, and DUE suffixes), and -40°C to 125°C (NQ, FMQ, DDQ, and DUQ suffixes). All package types are offered with 168-hour burn-in (4 suffix).

N PACKAGE (TOP VIEW)




FM PACKAGE (TOP VIEW)



PIN N	OMENCLATURE
A0-A16	Address inputs
DQ0-DQ7	Data in/Data Out
<u>E</u>	Chip Enable
G	Output Enable
NC	No Internal Connection
Vcc	5-V Power Supply
VPP	12-V Power Supply
V _{SS}	Ground
₩	Write Enable

Copyright © 1993, Texas Instruments Incorporated




АЗ


16

17

device symbol nomenclature




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N package.

functional block diagram



ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

Table 1. Operation Modes

					F	UNCTION				
	MODE	Vpp † (1)	Ē (22)	G (24)	A0 (12)	A9 (26)	W (31)	DQ0-DQ7 (18-15, 17-21)		
	Read	VPPL	VIL	V _{IL}	Х	Х	VιΗ	Data Out		
ĺ	Output Disable	VppL	VIL	V _{IH}	х	Х	VIH	HI-Z		
Read	Standby and Write Inhibit	VPPL	VIH	Х	Х	Х	Х	HI-Z		
[Algorithm-Selection Mode	Vmmi	V.	V.,	VIL	V _{ID}	١,,,	Mfr Equivalent Code 89h		
	Algorithm-Selection widde	VPPL	V _I L	VIL	VIH		VIL VIH		VIH	Device Equivalent Code B4h
	Read	VPPH	VIL	٧ _{IL}	Х	Х	VIH	Data Out		
Read/	Output Disable	VPPH	VIL	٧١Ĥ	Х_	Х	Vι <u>Η</u>	HI-Z		
Write	Standby and Write inhibit	VPPH	VIH	х	Х	Х	Х	HI-Z		
	Write	V _{PPH}	VIL	VIH	Х	Х	VĮL	Data In		

NOTE: X can be VIL or VIH.

operation

read/output disable

When the outputs of two or more TMS28F010As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F010A, a low-level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

standby and write inhibit

Active I_{CC} current can be reduced from 30 mA to 1 mA by applying a high TTL level on \overline{E} or to 100 μ A with a high CMOS level on \overline{E} . In this mode, all outputs are in the high-impedance state. The TMS28F010A draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase agorithms. This mode is activated when A9 (pin 26) is forced to $V_{\rm ID}$. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer equivalent code 89h, and A0 high selects the device equivalent code B4h, as shown in the algorithm-selection mode table below:

IDENTIFIE	PINS									
IDENTIFIER	A0	DQ7	DQ6	DQ5	DQ4	DQS	DC2	DQ1	DCIO	HEX
Manufacturer Equivalent Code	V _{IL}	1	0	0	0_	1	0	0	1	89
Device Equivalent Code	V _{IH}	1	0	1	1	0	1	0	0	B4

NOTE: E = G = VIL, A1 - A8 = VIL, A9 = VID, A10 - A16 = VIL, VPP = VPPL

programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterwards, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly. Refer to the Fastwrite and Fasterase algorithms for further detail.



[†] VppL ≤ V_{CC} + 2 V; VppH is the programming voltage specified for the device. For more details, refer to the recommended operating conditions.

command register

The command register controls the program and erase functions of the TMS28F010A. The algorithm-selection mode can be activated using the command register in addition to the above method. When V_{PP} is high, the contents of the command register and the function being performed can be changed. The command register is written to when \overline{E} is low and \overline{W} is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation.

power supply considerations

Each device should have a 0.1- μ F ceramic capacitor connected between V_{CC} and V_{SS} to suppress circuit noise. Changes in current drain on V_{PP} require it to have a bypass capacitor as well. Printed-circuit traces for both power supplies should be appropriate to handle the current demand.

Table 2. Command Definitions

COLMIAND	REQUIRED	FIRS	T BUS CYCLE	SECOND BUS CYCLE				
COMMAND	BUS CYCLES	OPERATION†	ADDRESS	DATA	OPERATION	ADDRESS	DATA	
Read	1	Write	Х	00h	Read	RA	RD	
Algorithm-Selection Mode	3	Write	х	90h	Read	0000 0001	89h B4h	
Set-Up-Erase/Erase	2	Write	×	20h	Write	Х	20h	
Erase Verify	2	Write	EA	A0h	Read	Х	EVD	
Set-Up-Program/Program	2	Write	х	40h	Write	PA	PD	
Program Verify	2	Write	х	C0h	Read	х	PVD	
Reset	2	Write	X	FFh	Write	х	FFh	

Modes of operation are defined in Table 1.

Legend:

EA Address of memory location to be read during erase verify.

RA Address of memory location to be read.

PA Address of memory location to be programmed. Address is latched on the falling edge of \overline{W} .

RD Data read from location RA during the read operation.

EVD Data read from location EA during erase verify.

PD Data to be programmed at location PA. Data is latched on the rising edge of W.

PVD Data read from location PA during program verify.

ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

command definitions

read command

Memory contents can be accessed while V_{PP} is high or low. When V_{PP} is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

algorithm-selection mode command

The algorithm-selection mode is activated by writing 90h into the command register. The manufacturer equivalent code (89h) is identified by the value read from address location 0000h, and the device equivalent code (B4h) is identified by the value read from address location 0001h.

set-up-erase/erase commands

The erase-algorithm initiates with $\overline{E}=V_{IL}$, $\overline{W}=V_{IL}$, $\overline{G}=V_{IH}$, $V_{PP}=V_{PPH}$, and $V_{CC}=5$ V. To enter the erase mode, write the set-up-erase command, 20h, into the command register. After the TMS28F010A is in the erase mode, writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of \overline{W} and ends on the rising edge of the next \overline{W} . The erase operation requires 10 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a valid erase verify, read, or reset command is received.

erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of \overline{W} . The address of the byte to be verified is latched on the falling edge of \overline{W} . The erase-verify operation remains enabled until a valid command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F010A applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation needs to be executed. Figure 2 shows the combination of commands and bus operations for electrically erasing the TMS28F010A.

set-up-program/program commands

The programming algorithm initiates with $\overline{E} = V_{|L}$, $\overline{W} = V_{|L}$, $\overline{G} = V_{|H}$, $V_{PP} = V_{PPH}$, and $V_{CC} = 5$ V. To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of \overline{W} , and data is latched internally on the rising edge of \overline{W} . The programming operation begins on the rising edge of \overline{W} and ends on the rising edge of the next \overline{W} pulse. The program operation requires 10 μ s for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a valid program-verify, read, or reset command is received.



TMS28F010A 1 048576-BIT FLASH F READ-ONLY MEMORY

ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

program-verify command

The TMS28F010A can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of \overline{W} .

While verifying a byte, the TMS28F010A applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 1 shows how commands and bus operations are combined for byte programming.

reset command

To reset the TMS28F010A after set-up-erase command or set-up-program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, a valid command must be written into the command register to change to a new state.

Fastwrite algorithm

The TMS28F010A is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 1. This algorithm programs in a nominal time of two seconds.

Fasterase algorithm

The TMS28F010A is erased using the Texas Instruments Fasterase algorithm shown in Figure 2. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in one second.


parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each Flash EEPROM can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).

Examples of how to mask a device during parallel erase include driving the \overline{E} pin high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.



SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993




NOTES: A. Refer to the recommended operating conditions for the value of VppH.

B. Refer to the recommended operating conditions for the value of VppL.

Figure 1. Programming Flowchart: Fastwrite Algorithm

TMS28F010A 1 048 576-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993




Bus Operation	Command	Comments
		Entire memory must = 00h before erasure
		Use Facturite programming algorithm
		initialize addresses
Standby		Walt for Vpp to ramp to VppH (see Note A)
		Initialize pulse count
Who	Set-Up- Erase	Data = 20h
Write	Emae	Data = 20h
Stendby		Wait = 10 me
Write	Erace Verify	Addr = Byte to verify; Data = A0h; ends the erase operation
Standby		Wait = 6 µs
Read		Read byte to verify erzeure; compare output to FFh
Write	Read	Data = 00h; reacts register for read operations
Standby		Wait for Vpp to ramp to VppL (see Note B)

ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

- NOTES: A. Refer to the recommended operating conditions for the value of VppH.
 - B. Refer to the recommended operating conditions for the value of VppL.

Figure 2. Flash-Erase Flowchart: Fasterase Algorithm



NOTE: n = number of devices being erased.

Figure 3. Parallel-Erase Flow Diagram



TMS28F010A 1048576-BIT FLASH **ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY** SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

psolute maximum ratings over operating free-air temperature ra	- •
Supply voltage range, V _{CC} (see Note 1)	– 0.6 V to 7 V
Supply voltage range, Vpp	0.6 V to 14 V
Input voltage range (see Note 2): All inputs except A9	0.6 V to V _{CC} + 1 V
A9	0.6 V to 13.5 V
Output voltage range (see Note 3)	0.6 V to V _{CC} + 1 V
Operating free-air temperature range during read/erase/program, TA	
NL, FML, DDL, DUL	0°C to 70°C
NE, FME, DDE, DUE	40°C to 85°C
NQ, FMQ, DDQ, DUQ	40° C to 125°C
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute medimum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to Vgg.

 2. The voltage on any input pin can undershoot to -2.0 V for periods less than 20 ns.
 - 3. The voltage on any output pin can overshoot to 7.0 V for periods less than 20 ns.

recommended operating conditions

				MIN	TYP	MAX	UNIT
VCC	Supply voltage	During write/read/flash erase		4.5	5	5.5	V
V	Supply voltage	During read only (VppL)		0		V _{CC} +2	V
VPP	Supply voltage	During write/read/flash erase ((УРРН)	11.4	12	5.5	V
V	High lovel de innut	TTL		2	V _{CC} +0.5		v
VIH		*Olage	CMOS	V _{CC} - 0.5	5 5.5 V _{CC} + 2 12 12.6 V _{CC} + 0.5 V _{CC} + 0.5 0.8 GND + 0.2		
V	Low-level dc input v	Mitago	TTL	-0.5		8.0	
VIL	LOW-ISVSI GC INDUI V	CMOS V _{CC} - 0.5 V _{CC} +0.5 TTL -0.5 0.8 CMOS GND - 0.2 GND+0.2					
VID	Voltage level on A9	for algorithm-selection mode		11.5		13	٧

ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST COND	ITIONS	MIN	MAX	UNIT
V	Lilah level ortarit vatage		I _{OH} = - 2.5 mA		2.4		V
VOH	High-level output voltage		l _{OH} = - 100 μA	•	V _{CC} - 0.4		
Vai	t our lessoi ou trast voltage		$I_{OL} = 5.8 \text{ mA}$			0.45	· V
VOL	Low-level output voltage		I _{OL} = 100 μA			0.1	
lip	A9 algorithm-selection-mode current		A9 = V _{ID} max			200	Į Ą
1.	Input current (leakage)		$V_{ } = 0 \text{ V to } 5.5 \text{ V}$			±1	μA
ii	input current (leakage)	A9	$V_1 = 0 \text{ V to } 13 \text{ V}$			± 200	μ.
Ю	Output current (leakage)		$V_O = 0 V \text{ to } V_{CC}$			±10	μA
lPP1	Vpp supply current (read/standby)		Vpp = VppH,	Read mode		200	μA
·FF1	TPP adopty current (companion)		Vpp = VppL			±10	μA
IPP2	Vpp supply current (during program pulse) (see Note 4)		Vpp = VppH			30	mA
IPP3	Vpp supply current (during flash erase) (see Note 4)		Vpp = VppH			30	mA
PP4	Vpp supply current (during program/eres (see Note 4)	ne verify)	Vpp = VppH			5.0	mA
laaa	Management Intended	TTL-input level	V _{CC} = 5.5 V,	E = VIH		1	mΑ
ICCS	VCC supply current (standby)	CMOS-input level	V _{CC} = 5.5 V,	E = VCC		100	μА
lcc1	VCC supply current (active read)		V _{CC} = 5.5 V f = 6 MHz,	E = V _{IL} , Outputs open		30	mA
I _{CC2}	V _{CC} average supply current (active write) (see Note 4)	V _{CC} = 5.5 V, Programming in pr	E = V _{IL} , ogress		10	mA
lcc3	V _{CC} average supply current (flash erase) (see Note 4)	V _{CC} = 5.5 V, Eresure in progres	Ē = V _I L,		15	mΑ
ICC4	V _{CC} everage supply current (program/er (see Note 4)	ase verify)	V _{CC} = 5.5 V, Vpp = VppH, Program/erase-vel	E = V _{IL} ,		15	mA

NOTE 4: Not 100% tested; characterization data available.

capacitance over recommended ranges of supply voltage and operating free-air temperature, $\mathbf{f}=\mathbf{1}~\mathbf{MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Ci	Input capacitance	V _I = 0, f = 1 MHz	6	рF
Co	Output capacitance	V _O = 0, f = 1 MHz	12	рF

[†] Capacitance measurements are made on sample basis only.

ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY
SMJS012 – DECEMBER 1992 – REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	ARAMETER	TEST	ALTERNATE	'28F01	OA-10	28701	OA-12	'28F01	0A-15	'28F010A-17		
	AHAMEICH	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from address, A0-A16		tavov		100		120		150		170	ns
ta(E)	Access time from chip enable, E		t€rov		100		120		150		170	ns
^t en(G)	Access time from output enable, G		^t GLQV		45		50		55		60	ns
tc(R)	Cycle time, read		^t AVAV	100		120		150		170		ns
^t d(E)	Delay time, E low to low-Z output	C _L = 100 pF,	t _{ELQX}	0		0		0		0		ns
^t d(G)	Delay time, G low to low-Z output	1 Series 74 TTL load,	†GLQX	0		0		0		0		ns
^t dis(E)	Chip disable time to hi-Z output	Input t _r ≤ 20 ns, Input t _f ≤ 20 ns	tEHQZ	0	55	0	55	0	55	0	55	ns
^t dis(G)	Output disable time to hi-Z output		†GHQZ	0	30	0	30	0	35	0	35	ÇS
ካ (D)	Hold time, data valid from address, E, or G†		taxox	0		0		0		0		ns
^t rec(W)	Write recovery time before read		^t WHGL	6		6		6		6		μв

T Whichever occurs first.

ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY SMJS012 – DECEMBER 1992 – REVISED NOVEMBER 1993

timing requirements-write/erase/program operations

		ALTERNATE	'28	FO10A-	10	'21	F010A-1	12	
1	PARAMETER	SYMBOL	MEN	NOM	MAX	MIN	NOM	MAX	UNIT
^t c(W)	Cycle time, write using W	†AVAV	100			120			ns
tc(W)PR	Cycle time, programming operation	twhwH1	10			10			με
tc(W)ER	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		me
[‡] ት(A)	Hold time, address	¹WLAX	55			60			ns
th(E)	Hold time, E	^t WHEH	0			0			ns
th(WHD)	Hold time, data valid after W high	tWHDX	10			10			ns
t _{su(A)}	Setup time, address	†AVWL	0			0			ns
t _{su(D)}	Setup time, data	t _{DVWH}	50			50			, ns
t _{su(E)}	Setup time, E before W	†ELWL	20			20			ns
t _{su(EHVPP)}	Setup time, E high to Vpp ramp	t∈HVP	100			100			ns
tsu(VPPEL)	Setup time, Vpp to E low	tvpel.	1.0			1.0			μв
trec(W)	Recovery time, Wibefore read	twHGL	6			6			μв
trec(R)	Recovery time, read before W	tGHWL.	0			0			με
tw(W)	Pulse duration, W (see Note 5)	twLwH	60			60			ns
tw(WH)	Pulse duration, W high	tw-wL	20			20			ns
t _r (VPP)	Rise time, Vpp	tvppa	1			1			μв
t _{f(VPP)}	Fall time, Vpp	typpe	1			1			μв

	DAD AMETER	ALTERNATE	,50	F010A-	15	'2€	F010A-1	17	UNIT
	PARAMETER	SYMBOL	MIN	NOM	MAX	MEN	NOM	MAX	UMI
t _{C(W)}	Cycle time, write using W	t _{AVAV}	150			170			ns
tc(W)PR	Cycle time, programming operation	twhwh1	10			10			μs
tc(W)ER	Cycle time, erase operation	twhwh2	9.5	10		9.5	10		ms
th(A)	Hold time, address	†WLAX	_60			70			ns
[‡] h(E)	Hold time, E	twheh	0			_ 0			ns
th(WHD)	Hold time, data valid after Whigh	tWHDX	10			10			ns
t _{su(A)}	Setup time, address	tavwl	0			0			ns
t _{su(D)}	Setup time, data	tDVWH	50			50			ns
t _{su(E)}	Setup time, E before W	†ELWL	20			20			R8
t _{su(EHVPP)}	Setup time, E high to Vpp ramp	TEHVP	100			100			ns
t _{su(VPPEL)}	Setup time, Vpp to E low	typel	1.0			1.0			μs
trec(W)	Recovery time, W before read	twhgL	6			6			μв
trec(R)	Recovery time, read before W	tGHWL	0			0			μв
tw(W)	Pulse duration, W (see Note 5)	¹WLWH	60			60			ns
tw(WH)	Pulse duration, W high	tw-IwL	20			20			ns
ኑ(VPP)	Rise time, Vpp	tvppr	1			1			με
^t f(VPP)	Fall time, Vpp	typpF	1			1			μв

NOTE 5: Rise/fall time ≤ 10 ns.



timing requirements — alternative E-controlled writes

	DAD AMETER	ALTERNATE	'28F010A-10		'26F010A-12		'28F010A-15		'28F01QA-17		·
PARAMETER		SYMBOL	MAN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _c (W)	Cycle time, write using E	tavav	100		120		150		170		Ú8
^t c(E)PR	Cycle time, programming op- eration	‡EHEH	10		10		10		10		μs
th(EA)	Hold time, address	telax	75		80		80		90		ns
th(ED)	Hold time, data	¹ EHDX	10		10		10		10		ΠS
[‡] h(W)	Hold time, W	_tEHWH	0		0		0		0		ns
^t su(A)	Setup time, address	\$AVEL	0		0		0		0		ns
^t au(D)	Setup time, data	†DVEH	50		50		50		50		ns
t _{su(W)}	Setup time, W before E	†WLEL	0		0		0		0		ns
t _{su(VPPEL)}	Setup time, Vpp to E low	tVPEL	1.0		1.0		1.0		1.0		μs
^t rec(E)R	Recovery time, write using E before read	^t EHGL	6		6		6		6		μз
^t rec(E)W	Recovery time, read before write using E	[†] GHEL	0		٥		0		0		μв
^t w(E)	Pulse duration, write using E	†ELEH	70		70		70		80		ns
tw(EH)	Pulse duration, write, E high	tehel.	20		20		20		20		ns

PARAMETER MEASUREMENT INFORMATION





Figure 4. AC Test Output Load Circuit

AC testing input/output waveforms



AC testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- μ F ceramic capacitor connected between V_{CC} and V_{SS} as close as possible to the device pins.




Figure 5. Read Cycle Timing

SMJS012 - DECEMBER 1992 - REVISED NOVEMBER 1993

PARAMETER MEASUREMENT INFORMATION




Figure 6. Write Cycle Timing

PARAMETER MEASUREMENT INFORMATION




Figure 7. Write Cycle (Alternative E-Controlled Writes) Timing

PARAMETER MEASUREMENT INFORMATION




Figure 8. Flash-Erase Cycle Timing

TI Worldwide Sales and Representative Offices

AUSTRALIA / NEW ZEALAND: Texas instruments Australia Ltd.: Melbourne [61] 3-9696-1211, Fax 3-9696-1249; Sydney 2-910-3100, Fax 2-878-2489.

BELGIUM: Texas instruments Belgium S.A./N.V.: Brussels [32] (02) 74 55 400, Fax (02) 74 55 410.

BRÁZIL: Texas instrumentos Electronicos do Brasil Ltda.: Sac Paulo [55] 11-5506-5133. Fax: 55 11 5506-0544

CANADA: Texas instruments Canada Ltd.: Montreal (514) 421-2750; Ottawa (613) 726-3201; Fax 726-6363; Toronto (905) 884-9181; Fax 884-0062.

FRANCE/MIDDLE EAST/AFRICA: Texas Instruments France: Velky-Villacoubley [33] (0) 1 30 70 10 01, Fax (0) 1 30 70 10 54.

QERMANY: Texas Instruments Deutschland GmbH.: Freising [49] (08161) 800, Fax (08161) 80 45 16; Hannover (0511) 90 49 60, Fax (0511) 64 90 331; Ostfildern (0711) 340 30, Fax (0711) 340 32 57.

HONG KONG: Texas Instruments Hong Kong Ltd.: Kowloon [852] 2956-7288. Fex 2956-2200.

HUNGARY: Texas instruments Representation: Budapest [36] (1) 319 2748, (1) 319 2767, (1) 319 2768, Fax (1) 319 2814.

IRELAND: Texas instruments ireland Ltd.: Dublin [353] (01) 475 52 33, Fex (01) 478 14 63.

ITALY: Texas Instruments Italia S.p.A.: Agrate Brianza [39] (039) 884 21, Fax (039) 884 29 12; Rome (06) 657 26 51.

JAPAN: Texas Instruments Japan Ltd.: Kanazawa [81] 0762-23-5471, Fax 0762-23-1583; Kita Kanto 0485-22-2440, Fax 0485-23-5787; Kyoto 075-341-7713, Fax 075-341-7724; Kyushu 0977-73-1557, Fax 0977-73-1583; Mateumoto 0263-33-1060, Fax 0263-35-1025; Nagoya 052-232-5601, Fax 052-232-7688; Osalta 08-356-4500, Fax 06-356-5405; Tachiliawa 0425-27-6780, Fax 0425-27-6426; Tokyo 03-3788-8700, Fax 03-3457-8777; Yokohama 045-338-1220, Fax 045-338-1255.

KOREA: Texas Instruments Korea Ltd.: Secul [82] 2-551-2804, Fax 2-551-2828

MAINLAND CHINA: Texas instruments China Inc.: Beijing [86] 10-6500-2255, Ext. 3750/51/52 Fax 10-6500-2705. Shanghai [86] 21-6350 9566 Fax 21-6350-9583

MALAYSIA: Texas Instruments Malaysia Sdn Bhd: Kuala Lumpur [60] 3-208-6001, Fax 3-230-6605.

MEXICO: Texas instruments de Mexico S.A. de C.V.: Colonia del Valle [52] 5-639-9740.

PHILIPPINES: Texas instruments Asia Ltd.: Metro Manifa [63] 2-636-0980, Fax 2-631-7702.

SINGAPORE (& INDIA, INDONESIA, THAILAND): Texas instruments Singapore (PTE) Ltd.: Singapore [65] 390-7128, Fax 390-7062. SPAIN/PORTUGAL: Texas instruments España S.A.: Madrid [34] (1) 372 80 51, Fax (1) 372 80 87.

SUCMMFINIAND: Texas Instruments/OY: Espoo [358] (0) 43 54 20 33, Fax (0) 48 73 23.

SWEDÉN: Texas Instruments International Trade Corporation (Swerigefilialen): Kista [46] (08) 752 58 00, Fax (08) 751 97 15. SWITZERLAND: Texas Instruments Switzerland AQ: Dietikon [41] 888-2-3771450

TAIWAN: Texas Instruments Taiwan Limited: Taipel [886] 2-377-1450, Fax 2-377-2718.

THE NETHERLANDS: Texas Instruments Holland, B.V. Ameterdam [31] (020) 546 98 00, Fax (020) 646 31 36.

UNITED KINGDOM: Texas instruments Ltd.: Northampton [44] (0) 1604 66 31 00, Fex (0) 1604 66 31 06.

UNITED STATES: Texas instruments incorporated: ALABAMA: Hunteville (205) 430-0114; ARIZONA: Phoenix (602) 224-7800; CALIFORNIA: irvine (714) 660-1200; Los Angeles (818) 704-8100; San Diego (619) 278-9600; San Jose (408) 894-9000; COLORADO: Denver (303) 488-9300; CONNECTICUT: Wallingtord (203) 269-0074; FLORIDA: Fort Law (214) 644-5580 Orlando (407) 667-5308; Tampa (813) 573-0331; GEORGIA: Atlanta (770) 662-7967; ILLINOIS: Chicago (847) 517-4500; INDIANA: Indianapolia (317) 573-6400; KANSAS: Kaneas City (913) 451-4511; MARYLAND: Baltimore (410) 312-7900; MASSACHUSETTS: Boston (617) 895-9100; MICHIGAN: Detroit (810) 305-5700; MINNESOTA: Minneapolis (612) 828-9300; NEW JERSEY: Edicon (908) 906-0033; NEW MEXICO: Albuquerque (505) 345-2555; NEW YORK: Long leland (516) 454-6600; Poughkeepele (914) 897-2900; Rochester (716) 365-6770; NORTH CAROLINA: Charlotte (704) 522-5487; Raleigh (919) 878-2725; OHIO: Cleveland (218) 328-2149; Dayton (513) 427-6200; OREGON: Portland (503) 643-6758; PENNSYLVANIA: Philadelphia (610) 825-9500; PUERTO FICO: Hato Rey (809) 753-8700; TEXAS: Auetin (512) 250-6769; Dallas (214) 917-1264; Houston (713) 778-8592; Midland (915)561-8521; WISCONSIN: Milwaukee (414) 792-0180.

North American Authorized Distributors

COMMEDIAL

COMMENCIAL							
Almac / Arrow	800-426-1410 / 800-452-9185 Oregon only						
Anthem Electronics	800-826-8436						
Arrow / Schweber	800-777-2776						
Future Electronics (Canada)	800-388-8731						
Hamilton Hallmark	800-332-8638						
Marshall Industries	800-522-0084 or www.marshall.com						
Wyle	B00-414-4144						
OBSOLETE PRODUCTS							
Rochester Electronics	508-462-8332						
MILITARY							
Alliance Electronics Inc.	800-608-9494						
Future Electronics (Canada)	800-388-8731						
Hamilton Hallmark	800-332-8638						
Zeus, An Arrow Company	800-524-4735						
TI DIE PROCESSORS							
Chip Supply	(407) 298-7100						
Elmo Semiconductor	(818) 768-7400						
Minco Technology Labs	(512) 834-2022						
CATALOG	• •						
Allied Electronics	800-433-5700						
Arrow Advantage	800-777-2776						

For Distributors outside North America, contact your local Sales Office.

Important Notice: Texas instruments (TI) reserves the right to make changes to or to decontinue any product or service identified in this publication without notice. TI advises its customers to obtain the falest version of the relevant information to verify, before placing orders, that the information being relied upon is

800-367-3573

Please be advised that TI warrant is its seniconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. TI assumes no liability for applications assistance, software performance, or third-party product information, or for intringement of patents or services described in this publication. TI assumes no responsibility for customers' applications or ground described.

A092096

1996 Texas Instruments Incorporated Printed in the USA



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated