

PRELIMINARY

Notice This is not a final specification
Some parametric limits are subject to change

MITSUBISHI LSIs

M5M51004CJ-12,-15,-20

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M51004CJ are a family of 262144-word by 4-bit static RAMs, fabricated with the high performance CMOS silicon gate process and designed for high speed application.

The M5M51004CJ are offered in a 28-pin plastic small outline J-lead package (SOJ).


These devices operate on a single 5V supply, and are directly TTL compatible. They include a power down feature as well.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	stand-by (max)
M5M51004CJ-12	12ns	150mA	10mA
M5M51004CJ-15	15ns	140mA	
M5M51004CJ-20	20ns	130mA	

- Single +5V power supply
- Fully static operation : No clocks, No refresh
- Common data I/O
- Easy memory expansion by S
- Three-state outputs : OR-tie capability
- OE prevents data contention in the I/O bus
- Directly TTL compatible : All inputs and outputs

PIN CONFIGURATION (TOP VIEW)



NC:NO CONNECTION


APPLICATION

High-speed memory units

PACKAGE

28pin 400mil SOJ

BLOCK DIAGRAM



6249825 0029633 7T9



PRELIMINARY
 Notice: This is not a final specification
 Some parametric limits are subject to change

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

FUNCTION

The operation mode of the M5M51004C series is determined by a combination of the device control inputs \bar{S} and \bar{W} . Each mode is summarized in the function table shown in next page.

A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S} . The address must be set up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of \bar{W} , \bar{S} whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input \bar{OE} directly controls the output stage. Setting the \bar{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \bar{W} at a high level and \bar{OE} at a low level while \bar{S} are in an active state ($\bar{S}=L$).

When setting \bar{S} at a high level, the chip is in a non-selectable mode in which both reading and write are disabled. In this mode the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \bar{S} .

Signal- \bar{S} controls the power-down feature. When \bar{S} goes high, power dissipation is reduced extremely. The access time from \bar{S} is equivalent to the address access time.

FUNCTION TABLE

\bar{S}	\bar{W}	\bar{OE}	Mode	DQ	I _{cc}
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	D _{IN}	Active
L	H	L	Read	D _{OUT}	Active
L	H	H		High-impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to GND	-3.5*~7	V
V _i	Input voltage		-3.5*~V _{cc} +0.3	V
V _o	Output voltage		-3.5*~7	V
P _d	Power dissipation	T _a =25°C	1000	mW
T _{opr}	Operating temperature		0~85	°C
T _{stg}	Storage temperature		-65~150	°C

* -0.5V in case of DC (Pulse width ≤ 20ns)

DC ELECTRICAL CHARACTERISTICS (T_a=0~70°C, V_{cc}=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{cc} +0.3V	V
V _{IL}	Low-level input voltage		-0.3*		0.8	V
V _{OH}	High-level output voltage	I _{OH} =-4mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} =8mA			0.4	V
I _i	Input current	V _i =0~V _{cc}			2	μA
I _{oz}	Output current in off-state	$\bar{S}=V_{IH}$ V _{IO} =0~V _{cc}			10	μA
I _{cc1}	Active supply current (TTL level)	$\bar{S}=V_{IL}$ Other inputs=V _{IH} or V _{IL}	AC (12ns cycle)		150	mA
			AC (15ns cycle)		140	
			AC (20ns cycle)		130	
			DC	70	90	
I _{cc2}	Stand-by supply current (TTL level)	$\bar{S}=V_{IH}$	AC (12/15ns cycle)		50	mA
			AC (20ns cycle)		40	
			DC		30	
I _{cc3}	Stand-by current (MOS level)	$\bar{S} \geq V_{cc}-0.2V$ Other inputs V _i ≤ 0.2V or V _i ≥ V _{cc} -0.2V		1	10	mA

* -3.0V in case of AC (Pulse width ≤ 20ns)

PRELIMINARY
 Notice This is not a final specification
 Some parametric limits are subject to change

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

CAPACITANCE (Ta=0~70°C, Vcc=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _i	Input capacitance	V _i =GND, V _i =25mVrms, f=1MHz			6	pF
C _o	Output capacitance	V _o =GND, V _o =25mVrms, f=1MHz			8	pF

Note 1: Direction for current flowing into an IC is positive (no mark).
 2: Typical value is Vcc=5V, Ta=25°C
 3: C_i, C_o are periodically sampled and are not 100% tested.

AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levelV_{IH}=3.0V, V_{IL}=0.0V
 Input rise and fall time3ns
 Input timing reference levelV_{IH}=1.5V, V_{IL}=1.5V
 Reference levelV_{OH}=1.5V, V_{OL}=1.5V
 Output loadsFig. 1, Fig. 2




Fig.1 Output load




Fig.2 Output load for ten, tdis

(2) READ CYCLE

Symbol	Parameter	Limits						Unit
		M5M51004CJ-12		M5M51004CJ-15		M5M51004CJ-20		
		Min	Max	Min	Max	Min	Max	
t _{CR}	Read cycle time	12		15		20		ns
t _a (A)	Address access time		12		15		20	ns
t _a (S)	Chip select 1 access time		12		15		20	ns
t _a (OE)	Output enable access time		6		8		10	ns
t _{dis} (S)	Output disable time after \bar{S} high	0	7	0	7	0	10	ns
t _{dis} (OE)	Output disable time after \bar{OE} high	0	7	0	7	0	8	ns
t _{en} (S)	Output enable time after \bar{S} low	4		4		5		ns
t _{en} (OE)	Output enable time after \bar{OE} low	0		0		0		ns
t _v (A)	Data valid time after address change	4		4		5		ns
t _{PU}	Power-up time after \bar{S} low	0		0		0		ns
t _{PD}	Power-down time after \bar{S} high		12		15		20	ns


(3) WRITE CYCLE

Symbol	Parameter	Limits						Unit
		M5M51004CJ-12		M5M51004CJ-15		M5M51004CJ-20		
		Min	Max	Min	Max	Min	Max	
t _{cw}	Write cycle time	12		15		20		ns
t _w (W)	Write pulse width	10		12		15		ns
t _{su} (A)	Address setup time	0		0		0		ns
t _{su} (A- \bar{W} H)	Address setup time with respect to \bar{W}	10		12		15		ns
t _{su} (S)	Chip select 1 setup time	10		12		15		ns
t _{su} (D)	Data setup time	6		8		12		ns
t _h (D)	Data hold time	0		0		0		ns
t _{rec} (W)	Write recovery time	0		0		0		ns
t _{dis} (W)	Output disable time after \bar{W} low	0	6	0	7	0	10	ns
t _{dis} (OE)	Output disable time after \bar{OE} high	0	6	0	7	0	8	ns
t _{en} (W)	Output enable time after \bar{W} high	0		0		0		ns
t _{en} (OE)	Output enable time after \bar{OE} low	0		0		0		ns


1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

(4) TIMING DIAGRAMS

Read cycle 1




Read cycle 2 (Note 4)




Note 4: Addresses valid prior to or coincident with \overline{S} transition low.
 5: Transition is measured $\pm 500mV$ from steady state voltage with specified loading in Figure 2.

Read cycle 3 (Note 6)




Note 6: Addresses and \overline{S} valid prior to \overline{OE} transition low by $(t_a(A)-t_a(OE))$, $(t_a(S)-t_a(OE))$.

Write cycle 1 (\overline{W} control mode)



Write cycle 2 (\overline{S} control mode)



- Note 7: Hatching indicates the state is don't care.
 8: When the falling edge of \overline{W} is simultaneous or prior to the falling edge of \overline{S} , the output is maintained in the high impedance.
 9: t_{en} , t_{dis} are periodically sampled and are not 100% tested.