

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**M5M51004CJ-12,-15,-20**

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

**DESCRIPTION**

The M5M51004CJ are a family of 262144-word by 4-bit static RAMs, fabricated with the high performance CMOS silicon gate process and designed for high speed application.


The M5M51004CJ are offered in a 28-pin plastic small outline J-lead package (SOJ).

These devices operate on a single 5V supply, and are directly TTL compatible. They include a power down feature as well.

**FEATURES**

Type name	Access time (max)	Power supply current	
	Active (max)	stand-by (max)	
M5M51004CJ-12	12ns	150mA	
M5M51004CJ-15	15ns	140mA	
M5M51004CJ-20	20ns	130mA	

- Single +5V power supply
- Fully static operation : No clocks, No refresh
- Common data I/O
- Easy memory expansion by  $\bar{S}$
- Three-state outputs : OR-tie capability
- OE prevents data contention in the I/O bus
- Directly TTL compatible : All inputs and outputs

**PIN CONFIGURATION (TOP VIEW)**


NC: NO CONNECTION

**APPLICATION**

High-speed memory units

**PACKAGE**

28pin 400mil SOJ

**BLOCK DIAGRAM**

6249825 0029633 7T9

# PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI LSIs

**M5M51004CJ-12,-15,-20**

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

## FUNCTION

The operation mode of the M5M51004C series is determined by a combination of the device control inputs  $\bar{S}$  and  $\bar{W}$ . Each mode is summarized in the function table shown in next page.

A write cycle is executed whenever the low level  $\bar{W}$  overlaps with the low level  $\bar{S}$ . The address must be set up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of  $\bar{W}$ ,  $\bar{S}$  whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input  $\bar{OE}$  directly controls the output stage. Setting the  $\bar{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting  $\bar{W}$  at a high level and  $\bar{OE}$  at a low level while  $\bar{S}$  are in an active state ( $\bar{S}=L$ ).

When setting  $\bar{S}$  at a high level, the chip is in a non-selectable mode in which both reading and write are disabled. In this mode the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\bar{S}$ .

Signal-S controls the power-down feature. When  $\bar{S}$  goes high, power dissipation is reduced extremely. The access time from  $\bar{S}$  is equivalent to the address access time.

## FUNCTION TABLE

$\bar{S}$	$\bar{W}$	$\bar{OE}$	Mode	DQ	I <sub>cc</sub>
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	DIN	Active
L	H	L	Read	DOUT	Active
L	H	H		High-impedance	Active

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings		Unit
			Min	Typ	
V <sub>cc</sub>	Supply voltage	With respect to GND	-3.5*~7		V
V <sub>i</sub>	Input voltage		-3.5*~V <sub>cc</sub> +0.3		V
V <sub>o</sub>	Output voltage		-3.5*~7		V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25°C	1000		mW
T <sub>opr</sub>	Operating temperature		0~85		°C
T <sub>stg</sub>	Storage temperature		-65~150		°C

\* -0.5V in case of DC (Pulse width≤20ns)

## DC ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0~70°C, V<sub>cc</sub>=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>ih</sub>	High-level input voltage		2.2		V <sub>cc</sub> +0.3V	V
V <sub>il</sub>	Low-level input voltage		-0.3*		0.8	V
V <sub>oh</sub>	High-level output voltage	I <sub>oh</sub> =-4mA	2.4			V
V <sub>ol</sub>	Low-level output voltage	I <sub>ol</sub> =8mA			0.4	V
I <sub>i</sub>	Input current	V <sub>i</sub> =0~V <sub>cc</sub>			2	μA
I <sub>oz</sub>	Output current in off-state	$\bar{S}=V_{ih}$ V <sub>i/o</sub> =0~V <sub>cc</sub>			10	μA
I <sub>cc1</sub>	Active supply current (TTL level)	$\bar{S}=V_{il}$	AC (12ns cycle)		150	mA
		Other inputs=V <sub>ih</sub> or V <sub>il</sub>	AC (15ns cycle)		140	
		Output-open (duty 100%)	AC (20ns cycle)		130	
			DC	70	90	
I <sub>cc2</sub>	Stand-by supply current (TTL level)	$\bar{S}=V_{ih}$	AC (12/15ns cycle)		50	mA
			AC (20ns cycle)		40	
			DC		30	
I <sub>cc3</sub>	Stand-by current (MOS level)	$\bar{S} \geq V_{cc}-0.2V$ Other inputs V <sub>i</sub> ≤0.2V or V <sub>i</sub> ≥V <sub>cc</sub> -0.2V		1	10	mA

\* -3.0V in case of AC (Pulse width≤20ns)

# PRELIMINARY

Notice This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI LSIs

**M5M51004CJ-12,-15,-20**

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

**CAPACITANCE** ( $T_a=0\sim70^\circ C$ ,  $V_{cc}=5V\pm10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_i$	Input capacitance	$V_i=GND$ , $V_l=25mVrms$ , $f=1MHz$			6	pF
$C_o$	Output capacitance	$V_o=GND$ , $V_o=25mVrms$ , $f=1MHz$			8	pF

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is  $V_{cc}=5V$ ,  $T_a=25^\circ C$

3:  $C_i$ ,  $C_o$  are periodically sampled and are not 100% tested.

**AC ELECTRICAL CHARACTERISTICS** ( $T_a=0\sim70^\circ C$ ,  $V_{cc}=5V\pm10\%$ , unless otherwise noted)

### (1) MEASUREMENT CONDITIONS

- Input pulse level .....  $V_{IH}=3.0V$ ,  $V_{IL}=0.0V$
- Input rise and fall time ..... 3ns
- Input timing reference level .....  $V_{IH}=1.5V$ ,  $V_{IL}=1.5V$
- Reference level .....  $V_{OH}=1.5V$ ,  $V_{OL}=1.5V$
- Output loads ..... Fig. 1, Fig. 2




Fig.1 Output load

Fig.2 Output load for ten, tdis

### (2) READ CYCLE

Symbol	Parameter	Limits						Unit	
		M5M51004CJ-12		M5M51004CJ-15		M5M51004CJ-20			
		Min	Max	Min	Max	Min	Max		
$t_{CR}$	Read cycle time	12		15		20		ns	
$t_A(A)$	Address access time			12		15		ns	
$t_A(S)$	Chip select 1 access time			12		15		ns	
$t_A(OE)$	Output enable access time			6		8		ns	
$t_{dis}(S)$	Output disable time after S high	0	7	0	7	0	10	ns	
$t_{dis}(OE)$	Output disable time after OE high	0	7	0	7	0	8	ns	
$t_{en}(S)$	Output enable time after S low	4		4		5		ns	
$t_{en}(OE)$	Output enable time after OE low	0		0		0		ns	
$t_V(A)$	Data valid time after address change	4		4		5		ns	
$t_{PU}$	Power-up time after S low	0		0		0		ns	
$t_{PD}$	Power-down time after S high		12		15		20	ns	

### (3) WRITE CYCLE

Symbol	Parameter	Limits						Unit	
		M5M51004CJ-12		M5M51004CJ-15		M5M51004CJ-20			
		Min	Max	Min	Max	Min	Max		
$t_{cw}$	Write cycle time	12		15		20		ns	
$t_w(W)$	Write pulse width	10		12		15		ns	
$t_{su}(A)$	Address setup time	0		0		0		ns	
$t_{su}(A-WH)$	Address setup time with respect to W	10		12		15		ns	
$t_{su}(S)$	Chip select 1 setup time	10		12		15		ns	
$t_{su}(D)$	Data setup time	6		8		12		ns	
$t_h(D)$	Data hold time	0		0		0		ns	
$t_{rec}(W)$	Write recovery time	0		0		0		ns	
$t_{dis}(W)$	Output disable time after W low	0	6	0	7	0	10	ns	
$t_{dis}(OE)$	Output disable time after OE high	0	6	0	7	0	8	ns	
$t_{en}(W)$	Output enable time after W high	0		0		0		ns	
$t_{en}(OE)$	Output enable time after OE low	0		0		0		ns	

■ 6249825 0029635 571 ■

**MITSUBISHI**  
**ELECTRIC**

**PRELIMINARY**


Notice. This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI LSIs  
**M5M51004CJ-12,-15,-20**


1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

**(4) TIMING DIAGRAMS**

**Read cycle 1**




**Read cycle 2 (Note 4)**



Note 4: Addresses valid prior to or coincident with  $\overline{S}$  transition low.

5: Transition is measured  $\pm 500mV$  from steady state voltage with specified loading in Figure 2.

**Read cycle 3 (Note 6)**



Note 6: Addresses and  $\overline{S}$  valid prior to  $\overline{OE}$  transition low by ( $t_a(A)-t_a(OE)$ ), ( $t_a(S)-t_a(OE)$ ).

■ 6249825 0029636 408 ■


**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.


MITSUBISHI LSIs  
**M5M51004CJ-12,-15,-20**

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

**Write cycle 1 ( $\bar{W}$  control mode)**



**Write cycle 2 ( $\bar{S}$  control mode)**



Note 7: Hatching indicates the state is don't care.

8: When the falling edge of  $\bar{W}$  is simultaneous or prior to the falling edge of  $\bar{S}$ , the output is maintained in the high impedance.

9: ten, tdis are periodically sampled and are not 100% tested.

■ 6249825 0029637 344 ■