


**FEATURES**

- $t_{OG} = 200 \text{ MHz MIN} = 225 \text{ MHz TYP}$
- Fast propagation delay  
= 2.0 ns TYP (set, reset)  
= 2.0 ns TYP (clock)
- Low power dissipation = 270 mW/package TYP (no load)
- High fanout capability — can drive 50Ω lines
- High Z inputs — internal 50kΩ pulldowns
- High immunity from power supply variations  $V_{EE} = -5.2V \pm 5\%$  recommended
- Open emitter logic and bussing capability
- Pin compatible with 10130 and 10131

**APPLICATIONS**

- Control logic
- Status logic
- Counters
- Shift register
- Prescalers

**LOGIC DIAGRAM**




**TRUTH TABLE**


D	C*	S	R	Q <sub>n+1</sub>
∅	L	L	L	Q <sub>n</sub>
L	H	L	L	L
H	H	L	L	H
∅	*∅	H	L	H
∅	∅	L	H	L
∅	∅	H	H	N.D.

\*An H represents a transition from L to H between  $t-n$  and  $t-n+1$   
 C = C<sub>C</sub> + CE  
 N.D. = not defined


**CIRCUIT SCHEMATIC (1/2 of Circuit Shown)**



**TOGGLE FREQUENCY TEST CIRCUIT**



**SWITCHING TIME TEST CIRCUIT**




**NOTE:**

Setup is the minimum time before the positive transition of the clock pulse (C) that information must be present at the data input (D).

Hold is the minimum time after the positive transition of the clock pulse (C) that information must remain unchanged at the data input (D).

**PROPAGATION DELAY WAVEFORMS @ 25°C**



10231