



HIGH-SPEED CMOS 8-BIT BUS INTERFACE REGISTER TRANSCEIVER

IDTQS74FCT2646AT/CT


FEATURES:

- CMOS power levels: <7.5mW static
- Undershoot clamp diodes on all inputs
- True TTL input and output compatibility
- Ground bounce controlled outputs
- Reduced output swing of 0 to 3.5V
- Built-in 25Ω series resistor outputs reduce reflection and other system noise
- A and C speed grades with 5.4ns t_{PD} for C
- I_{OL} = 12mA
- Available in SOIC and QSOP packages


DESCRIPTION:

The IDTQS74FCT2646T is an 8-bit high-speed CMOS TTL-compatible registered bus transceiver with 3-state outputs. These outputs also have 25Ω resistors, useful for driving transmission lines and reducing system noise. The 2646 series parts can replace the 646 series to reduce noise in an existing design. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression. Outputs will not load an active bus when V_{CC} is removed from the device.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS (1)

| Symbol | Description | Max. | Unit |
|-----------------|--------------------------------------------|--------------|------|
| VTERM | Terminal Voltage with Respect to GND | - 0.5 to +7 | V |
| TSTG | Storage Temperature | - 65 to +150 | °C |
| IOUT | DC Output Current Max Sink Current/Pin | 120 | mA |
| I _{IK} | Input Diode Current, V _{IN} < 0 | - 20 | mA |
| I _{OK} | Output Diode Current, V _{OUT} < 0 | - 50 | mA |

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 8 | — | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 8 | — | pF |

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

| Pin Names | I/O | Description |
|----------------|-----|-----------------------------|
| A _x | I/O | A Bus |
| B _x | I/O | B Bus |
| CAB | I | Clock A to Register |
| CBA | I | Clock B to Register |
| SAB | I | A bus or Reg to B |
| SBA | I | B Bus or Reg to A |
| DIR | I | Direction, A to B or B to A |
| \bar{G} | I | Output Enable |

FUNCTION TABLE (1)

| Inputs | | | | | | Outputs | | Function |
|----------------|-----|-----|-----|-----|-----|---------|----|-----------------|
| \overline{G} | DIR | CAB | CBA | SAB | SBA | Ax | Bx | |
| H | — | — | — | — | — | Z | Z | Disabled |
| L | L | — | — | — | — | A | Z | Output A |
| L | H | — | — | — | — | Z | B | Output B |
| — | — | ↑ | — | — | — | — | — | Load A Register |
| — | — | — | ↑ | — | — | — | — | Load B Register |
| — | — | — | — | L | — | — | — | A Bus to B Bus |
| — | — | — | — | H | — | — | — | A Reg to B Bus |
| — | — | — | — | — | L | — | — | B Bus to A Bus |
| — | — | — | — | — | H | — | — | B Reg to A Bus |

NOTE:

- H = HIGH
L = LOW
↑ = LOW-to-HIGH Transition
Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

| Symbol | Parameter | Test Conditions | | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|--------------|---------------------------------|-----------------------------------------------------------------------------|-----------------------------|------|---------------------|---------|---------------|
| V_{IH} | Input HIGH Level | Guaranteed Logic HIGH Level | | 2 | — | — | V |
| V_{IL} | Input LOW Level | Guaranteed Logic LOW Level | | — | — | 0.8 | V |
| ΔV_T | Input Hysteresis | $V_{TLH} - V_{THL}$ for all inputs | | — | 0.2 | — | V |
| I_{IH} | Input HIGH Current | $V_{CC} = \text{Max.}$ | $0 \leq V_{IN} < V_{CC}$ | — | — | ± 5 | μA |
| I_{IL} | Input LOW Current | | | | | | |
| I_{OZ} | Off-State Output Current (Hi-Z) | $V_{CC} = \text{Max.}$ | $0 \leq V_{IN} \leq V_{CC}$ | — | — | ± 5 | μA |
| I_{OR} | Current Drive | $V_{CC} = \text{Max.}, V_{OUT} = 2.0\text{V}^{(2)}$ | | 50 | — | — | mA |
| V_{IC} | Input Clamp Voltage | $V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}, T_A = 25^\circ\text{C}^{(2)}$ | | — | -0.7 | -1.2 | V |
| V_{OH} | Output HIGH Voltage | $V_{CC} = \text{Min.}$ | $I_{OH} = -15\text{mA}$ | 2.4 | — | — | V |
| V_{OL} | Output LOW Voltage | $V_{CC} = \text{Min.}$ | $I_{OL} = 12\text{mA}$ | — | — | 0.5 | V |
| R_{OUT} | Output Resistance | $V_{CC} = \text{Min.}$ | $I_{OL} = 12\text{mA}$ | 20 | 28 | 40 | Ω |

NOTES:

- Typical values are at $V_{CC} = 5.0\text{V}$, $T_A = 25^\circ\text{C}$.
- These parameters are guaranteed by design but not tested.

POWER SUPPLY CHARACTERISTICS

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

| Symbol | Parameter | Test Conditions ⁽¹⁾ | Min. | Max. | Unit |
|------------------|------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|------|------|--------|
| I _{CC} | Quiescent Power Supply Current | V _{CC} = Max. freq = 0 0V ≤ V _{IN} ≤ 0.2V or V _{CC} -0.2V ≤ V _{IN} ≤ V _{CC} | — | 1.5 | mA |
| ΔI _{CC} | Supply Current per Input TTL Inputs HIGH | V _{CC} = Max. V _{IN} = 3.4V ⁽²⁾ freq = 0 | — | 2 | mA |
| I _{CCD} | Supply Current per Input per MHz | V _{CC} = Max. Outputs Open and Enabled One Bit Toggling 50% Duty Cycle Other inputs at GND or V _{CC} ^(3,4) | — | 0.25 | mA/MHz |

FCTL

NOTES:

- For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
- Per TTL driven input (V_{IN} = 3.4V).
- For flip-flops, I_{CCD} is measured by switching one of the data input pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance.
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
I_C = I_{CC} + ΔI_{CC} DH_{NT} + I_{CCD} (f_{CP}/2 + f_iN_i)
I_{CC} = Quiescent Current
ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
DH = Duty Cycle for TTL Inputs High
N_T = Number of TTL Inputs at DH
I_{CCD} = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
f_i = Input Frequency
N_i = Number of Inputs at f_i
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾


| Symbol | Parameter | 74FCT2646AT | | 74FCT2646CT | | Unit |
|----------------------------------------|-------------------------------|-------------|------|-------------|------|------|
| | | Min. | Max. | Min. | Max. | |
| t _{PHLB} t _{PLHB} | Bus to Bus Delay | 2 | 6.3 | 1.5 | 5.4 | ns |
| t _{PZH} t _{PZL} | Output Enable Time | 2 | 9.8 | 1.5 | 7.8 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time | 2 | 6.3 | 1.5 | 6.3 | ns |
| t _{PHLC} t _{PLHC} | Clock to Bus Delay | 2 | 6.3 | 1.5 | 5.7 | ns |
| t _{PHLS} t _{PLHS} | SBA/SAB to Bus Delay | 2 | 7.7 | 1.5 | 6.2 | ns |
| t _{SU} | Data Setup Time | 2 | — | 2 | — | ns |
| t _H | Data Hold Time | 1.5 | — | 1.5 | — | ns |
| t _w | Clock Pulse Width HIGH or LOW | 5 | — | 5 | — | ns |

NOTE:

- C_{LOAD} = 50pF, R_{LOAD} = 500Ω unless otherwise noted.

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS




SWITCH POSITION

| Test | Switch |
|-----------------|--------|
| Open Drain | Closed |
| Disable Low | |
| Enable Low | |
| All Other Tests | Open |


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


SET-UP, HOLD, AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES




NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses: Rate \leq 1.0MHz; $t_f \leq$ 2.5ns; $t_r \leq$ 2.5ns

ORDERING INFORMATION

IDTQS XX FCT XXXX XX
Temp. Range Device Type Package



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.