

M74AS74P

T-46-07-05

NEW PRODUCT

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

DESCRIPTION

The M74AS74P is a semiconductor integrated circuit consisting of two D-type positive-edge-triggered flip-flop circuits. Each of the circuits has independent inputs such as data D, clock T, direct set \overline{S}_D and direct reset \overline{R}_D .

FEATURES

- Positive-edge-triggering
- Independent inputs and outputs for each flip-flop
- Direct set and reset inputs
- Q and \overline{Q} outputs
- Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)


APPLICATION

General purpose, for use in industrial and consumer digital equipment.

FUNCTIONAL DESCRIPTION


When T changes from low-level to high-level, the D signal just before the change appears at Q and \overline{Q} outputs in accordance with the function table. Use of \overline{S}_D and \overline{R}_D allows direct R-S flip-flop operation. When \overline{S}_D and \overline{R}_D are low-level, Q and \overline{Q} are high-level. But if \overline{S}_D and \overline{R}_D become high simultaneously from this condition, the state of Q and \overline{Q} cannot be predicted. When used as a D-type flip-flop, \overline{S}_D and \overline{R}_D should be maintained in high-level.

PIN CONFIGURATION (TOP VIEW)



Outline 14P4

CIRCUIT SCHEMATIC (EACH FLIP-FLOP)



MITSUBISHI ASTTLs
M74AS74P

6249827 MITSUBISHI (DGTL LOGIC)

91D 12189 D

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

T-46-07-05

FUNCTION TABLE (Note 1)

Inputs				Outputs	
$\overline{S_D}$	$\overline{R_D}$	T	D	Q	\overline{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	L	X	Q ⁰	\overline{Q}^0
H	H	↑	H	H	L
H	H	↑	L	L	H

- Note 1 ↑ : Transition from low to high level (positive edge trigger)
 Q⁰ : Level of Q before the indicated steady-state input conditions were established.
 \overline{Q}^0 : Level of \overline{Q} before the indicated steady-state input conditions were established.
 X : Irrelevant
 * : If $\overline{S_D}$ and $\overline{R_D}$ simultaneously become high-level from this condition then the state of Q and \overline{Q} cannot be predicted.

ABSOLUTE MAXIMUM RATINGS (T_a = -20~+75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.5~+7	V
V _I	Input voltage		-0.5~+7	V
V _O	Output voltage	High-level state	-0.5~V _{CC}	V
T _{opr}	Operating free-air ambient temperature range		-20~+75	°C
T _{stg}	Storage temperature range		-65~+150	°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current	0		-2	mA
I _{OL}	Low-level output current	0		20	mA
T _{opr}	Operating free-air ambient temperature range	-20		+75	°C

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

T-46-07-05

ELECTRICAL CHARACTERISTICS (T_a = -20~+75°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ*	Max	
V _{IC}	Input clamp voltage	V _{CC} =4.5V, I _{IC} =-18mA			-1.2	V
V _{OH}	High-level output voltage	V _{CC} =4.5V~5.5V, I _{OH} =-2mA	V _{CC} -2			V
V _{OL}	Low-level output voltage	V _{CC} =4.5V, I _{OL} =20mA			0.5	V
I _I	Input current at maximum voltage	V _{CC} =5.5V, V _I =7V			0.1	mA
I _{IH}	High-level input current	D, T	V _{CC} =5.5V, V _I =2.7V		20	μA
		S _D , R _D			40	
I _{IL}	Low-level input current	D, T	V _{CC} =5.5V, V _I =0.4V		-0.5	mA
		S _D , R _D			-1.8	
I _O	Output current	V _{CC} =5.5V, V _O =2.25V	-30		-112	mA
I _{CC}	Supply current	V _{CC} =5.5V (Note 2)		10.5	16	mA

*: All typical values are at V_{CC}=5V, T_a=25°C.


Note 2: The supply current is measured alternately at D=T=S_D=0V, R_D=4.5V (Q=high-level) and D=T=R_D=0V, S_D=4.5V (Q=high-level).

SWITCHING CHARACTERISTICS

Symbol	Parameter	Test conditions/Limits								Unit
		V _{CC} =4.5~5.5V (Note 3)								
		C _L =50pF								
		R _L =500Ω								
		T _a =0~70°C			T _a =-20~+75°C					
		Inputs	Outputs	Min	Typ*	Max	Min	Typ*	Max	
f _{max}	Maximum clock frequency	T	Q, Q̄	105			95			MHz
t _{PLH}	Propagation time	S _D , R _D	Q, Q̄	3		7.5	3		8.5	ns
t _{PHL}				3.5		10.5	3.5		11.5	
t _{PLH}		T	Q, Q̄	3.5		8	3.5		9	ns
t _{PHL}				4.5		9	4.5		10	

*: All typical values are at V_{CC}=5V, T_a=25°C.

Note 3: Measurement circuit



(1) The pulse generator (PG) has the following characteristics:

- PRR ≤ 1MHz
- t_r = 2ns, t_f = 2ns
- V_{IH} = 3.5V, V_{IL} = 0.3V
- duty cycle = 50%
- Z_O = 50Ω

(2) C_L includes probe and jig capacitance.

MITSUBISHI ASTTLs
M74AS74P

6249827 MITSUBISHI (DGTL LOGIC)

91D 12191 D

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

T-46-07-05


TIMING REQUIREMENTS ($V_{CC}=4.5V\sim 5.5V, C_L=50pF, R_L=500\Omega$)

Symbol	Parameter	Limits						Unit
		$T_a=0\sim 70^\circ C$			$T_a=-20\sim +75^\circ C$			
		Min	Typ*	Max	Min	Typ*	Max	
$t_{w(TH)}$	Pulse width	T "H"	4			4		ns
$t_{w(TL)}$		T "L"	5.5			5.5		
$t_{w(S_D)}$		\overline{S}_D "L"	4			4		
$t_{w(R_D)}$		\overline{R}_D "L"	4			4		
$t_{su(D)}$	Setup time before T \uparrow	D	4.5			4.5		ns
$t_{su(\overline{S}_D)}$		\overline{S}_D "H" (inactive)	2			2		
$t_{su(\overline{R}_D)}$		\overline{R}_D "H" (inactive)	2			2		
$t_{h(D)}$	Hold time after T \uparrow	D	0			0		ns

*: All typical values are at $V_{CC}=5V, T_a=25^\circ C$.

\uparrow : Transition from low to high level (positive edge trigger)

TIMING DIAGRAM (Reference level=1.3V)






Note 4: The shaded areas indicate the period when the input is permitted to change for predictable output performance.

T-90-20




TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIP

Dimension in mm



T-90-20

