

# WIDE DRAM

# 1 MEG x 16 DRAM

5.0V SELF REFRESH (MT4C1M16C3/5/6/7 S)  
3.0/3.3V, SELF REFRESH (MT4LC1M16C3/5/6/7 S)

## FEATURES

- SELF REFRESH, or "Sleep Mode"
- Industry standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V only or +3.0/+3.3V only  $\pm 10\%$  power supply
- All device pins are TTL-compatible
- Refresh modes:  $\overline{\text{RAS}}$ -ONLY,  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  (CBR), HIDDEN and BATTERY BACKUP (BBU)
- Optional FAST-PAGE-MODE access cycle
- BYTE WRITE access cycle
- BYTE READ access cycle (MT4C1M16C3/5 S only)
- NONPERSISTENT MASKED WRITE access cycle (MT4C1M16C5/7 S only)
- 1,024-cycle refresh in 128ms (ten rows and ten columns)
- Low power, 2mW standby; 500mW active, typical (5V)

## OPTIONS

- Timing
 

60ns access	-6
70ns access	-7
80ns access	-8
- Power Supply
 

+5V $\pm 10\%$ only	4C
+3.0/3.3V $\pm 10\%$ only	4LC
- Refresh Rate
 

1,024 rows	None
4,096 rows	Contact Factory
- WRITE Cycle Access
 


BYTE or WORD via $\overline{\text{CAS}}$ (nonmaskable)	16C3 S
BYTE or WORD via $\overline{\text{CAS}}$ (maskable)	16C5 S
BYTE or WORD via $\overline{\text{WE}}$ (nonmaskable)	16C6 S
BYTE or WORD via $\overline{\text{WE}}$ (maskable)	16C7 S
- Packages
 

Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TG
- Part Number Example: MT4C1M16C3DJ-7 S


## MARKING

### PIN ASSIGNMENT (Top View)

#### 42-Pin SOJ (DC-7)



#### 44-Pin TSOP (DD-6)



\*MT4C1M16C6/7 S / MT4C1M16C3/5 S

WIDE DRAM

## GENERAL DESCRIPTION

The MT4C1M163/5/6/7 S and MT4LC1M163/5/6/7 S are randomly accessed solid-state memories containing 16,777,216 bits organized in a x16 configuration. The MT4C1M163/5/6/7 S and the MT4LC1M163/5/6/7 S are the same DRAM versions except that the MT4LC1M163/5/6/7 S is the low voltage version of MT4C1M163/5/6/7 S. The MT4LC1M163/5/6/7 S is designed to operate in either a 3.0V  $\pm 10\%$  or a 3.3V  $\pm 10\%$  memory system. All further references made to the MT4C1M163/5/6/7 S also apply to the MT4LC1M163/5/6/7 S, unless specifically stated otherwise. The MT4C1M16C6S and MT4C1M16C7S have both BYTE WRITE and WORD WRITE access cycles via two write enable pins. The MT4C1M16C3S and MT4C1M16C5S have both BYTE WRITE and WORD WRITE access cycles

WIDE DRAM

via two  $\overline{\text{CAS}}$  pins. The MT4C1M16C5 S and MT4C1M16C7 S are also able to perform WRITE-PER-BIT accesses.


The MT4C1M16C3 S and MT4C1M16C6 S function in the same manner except that  $\overline{\text{WEL}}$  and  $\overline{\text{WEH}}$  on MT4C1M16C6 S and  $\overline{\text{CASL}}$  and  $\overline{\text{CASH}}$  on MT4C1M16C3 S control the selection of BYTE WRITE access cycles.  $\overline{\text{WEL}}$  and  $\overline{\text{WEH}}$  function in an identical manner to  $\overline{\text{WE}}$  in that either  $\overline{\text{WEL}}$  or  $\overline{\text{WEH}}$  will generate an internal  $\overline{\text{WE}}$ .  $\overline{\text{CASL}}$  and  $\overline{\text{CASH}}$  function in an identical manner to  $\overline{\text{CAS}}$  in that either  $\overline{\text{CASL}}$  or  $\overline{\text{CASH}}$  will generate an internal  $\overline{\text{CAS}}$ .

The MT4C1M16C6 S  $\overline{\text{WE}}$  function and timing are determined by the first  $\overline{\text{WE}}$  ( $\overline{\text{WEL}}$  or  $\overline{\text{WEH}}$ ) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle.  $\overline{\text{WEL}}$  transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8), and  $\overline{\text{WEH}}$  transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16).

The MT4C1M16C3 S  $\overline{\text{CAS}}$  function and timing are determined by the first  $\overline{\text{CAS}}$  ( $\overline{\text{CASL}}$  or  $\overline{\text{CASH}}$ ) to transition LOW and the last  $\overline{\text{CAS}}$  to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle.  $\overline{\text{CASL}}$  transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and  $\overline{\text{CASH}}$  transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through  $\overline{\text{CASL}}$  or  $\overline{\text{CASH}}$  in the same manner during READ cycles for the MT4C1M16C3 S.

The MT4C1M16C5 S and MT4C1M16C7 S function in the same manner as MT4C1M16C3 S and MT4C1M16C6 S, respectively and they have NONPERSISTENT MASKED WRITE cycle capabilities. This option allows the MT4C1M16C5 S and MT4C1M16C7 S to operate with either normal WRITE cycles or NONPERSISTENT MASKED WRITE cycles.

FUNCTIONAL BLOCK DIAGRAM



**PIN DESCRIPTIONS**

SOJ PINS	TSOP PINS	SYMBOL	TYPE	DESCRIPTION
14	18	$\overline{\text{RAS}}$	Input	Row-Address Strobe: $\overline{\text{RAS}}$ is used to latch-in the 10 row-address bits and strobe the $\overline{\text{WE}}$ and DQs on the MASKED WRITE option (MT4C1M16C5 S and MT4C1M16C7 S only).
30	34	$\overline{\text{CAS}}$ / $\overline{\text{CASH}}$	Input	Column-Address Strobe: $\overline{\text{CAS}}$ (MT4C1M16C6/7 S) is used to latch-in the 10 column-address bits, enable the DRAM output buffers, and strobe the data inputs on WRITE cycles. $\overline{\text{CAS}}$ controls DQ1 through DQ16.  Column-Address Strobe Upper Byte: $\overline{\text{CASH}}$ (MT4C1M16C3/5 S) is the $\overline{\text{CAS}}$ control for DQ9 through DQ16. The DQs for the byte not being accessed will remain in a High-Z (high impedance) state during either a READ or a WRITE access cycle.
29	33	$\overline{\text{OE}}$	Input	Output Enable: $\overline{\text{OE}}$ enables the output buffers when taken LOW during a READ access cycle. $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ (MT4C1M16C6/7 S) or $\overline{\text{CASL}}$ / $\overline{\text{CASH}}$ (MT4C1M16C3/5 S) must be LOW and $\overline{\text{WEL}}$ / $\overline{\text{WEH}}$ (MT4C1M16C6/7 S) or $\overline{\text{WE}}$ (MT4C1M16C3/5 S) must be HIGH before $\overline{\text{OE}}$ will control the output buffers. Otherwise, the output buffers are in a High-Z state.
13	17	$\overline{\text{WEH}}$ / $\overline{\text{WE}}$	Input	Write Enable Upper Byte: $\overline{\text{WEH}}$ (MT4C1M16C6/7 S) is $\overline{\text{WE}}$ control for the DQ9 through DQ16 inputs. If $\overline{\text{WE}}$ or $\overline{\text{WEH}}$ is LOW, the access is a WRITE cycle. If either $\overline{\text{WE}}$ or $\overline{\text{WEH}}$ is LOW at $\overline{\text{RAS}}$ time on MT4C1M16C7 S, it is also a MASKED WRITE cycle. The DQs for the byte not being written will remain in a High-Z state (BYTE WRITE cycle only).  Write Enable: $\overline{\text{WE}}$ (MT4C1M16C3/5 S) controls DQ1 through DQ16 inputs. If $\overline{\text{WE}}$ is LOW, the access is a WRITE cycle. The MT4C1M16C5/7 S also uses $\overline{\text{WE}}$ to enable the mask register during $\overline{\text{RAS}}$ time.
12	16	$\overline{\text{WEL}}$ / NC	Input	Write Enable Lower Byte: $\overline{\text{WEL}}$ (MT4C1M16C6/7 S) is the $\overline{\text{WE}}$ control for DQ1 through DQ8 inputs. If $\overline{\text{WEL}}$ is LOW, the access is a WRITE cycle. If $\overline{\text{WEL}}$ is LOW at $\overline{\text{RAS}}$ time on MT4C1M16C3 S, it is also a MASKED WRITE cycle. The DQs for the byte not being written will remain in a High-Z state (BYTE WRITE cycle only).
31	35	NC / $\overline{\text{CASL}}$	Input	Column-Address Strobe Lower Byte: $\overline{\text{CASL}}$ (MT4C1M16C3/5 S) is the $\overline{\text{CAS}}$ control for DQ1 through DQ8. The DQs for the byte not being accessed will remain in a High-Z state during either a READ or a WRITE access cycle.
17-20, 23-28	21-24, 27-32	A0-A9	Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ (or $\overline{\text{CASL}}$ / $\overline{\text{CASH}}$ ) to select one 16-bit word (or 8-bit byte) out of the 1 Meg available words.

**PIN DESCRIPTIONS (continued)**

SOJ PINS	TSOP PINS	SYMBOL	TYPE	DESCRIPTION
2-5, 7-10, 33-36, 38-41	2-5, 7-10, 41-44, 46-49	DQ1-DQ16	Input/ Output	Data I/O: For WRITE cycles, DQ1-DQ16 act as inputs to the addressed DRAM location. BYTE WRITES can be performed by using $\overline{WEL}$ / $\overline{WEH}$ (MT4C1M16C6/7 S) or $\overline{CASL}$ / $\overline{CASH}$ (MT4C1M16C3/7 S) to select the byte to be written. For READ access cycles, DQ1-DQ16 act as outputs for the addressed DRAM location. All sixteen I/Os are active for READ cycles (MT4C1M16C6/7 S). The MT4C1M16C3/5 S allows for BYTE READ cycles.
11, 15, 16, 30-32	11, 15, 36, 40	NC	-	No Connect: These pins should be left either unconnected or tied to ground.
1, 6, 21	1, 6, 25	Vcc	Supply	Power Supply: +5V $\pm$ 10% (C) or 2.7V to 3.6V (LC)
22, 37, 42	26, 45, 50	Vss	Supply	Ground


**WIDE DRAM**

## FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 20 address bits during READ or WRITE cycles. These are entered 10 bits (A0-A9) at a time.  $\overline{RAS}$  is used to latch the first 10 bits and  $\overline{CAS}$  the latter 10 bits.

The  $\overline{CAS}$  control also determines whether the cycle will be a refresh cycle ( $\overline{RAS}$ -ONLY) or an active cycle (READ, WRITE or READ-WRITE) once  $\overline{RAS}$  goes LOW. The MT4C1M16C6 S and MT4C1M16C7 S each have one  $\overline{CAS}$  control while the MT4C1M16C3 S and MT4C1M16C5 S have two,  $\overline{CASL}$  and  $\overline{CASH}$ .

The  $\overline{CASL}$  and  $\overline{CASH}$  inputs internally generate a  $\overline{CAS}$  signal functioning in an identical manner to the single  $\overline{CAS}$  input on the other 1 Meg x 16 DRAMs. The key difference is each  $\overline{CAS}$  controls its corresponding DQ tristate logic (in conjunction with  $\overline{OE}$  and  $\overline{WE}$ ).  $\overline{CASL}$  controls DQ1 through DQ8 and  $\overline{CASH}$  controls DQ9 through DQ16.

The MT4C1M16C3 S and MT4C1M16C5 S  $\overline{CAS}$  function is determined by the first  $\overline{CAS}$  ( $\overline{CASL}$  or  $\overline{CASH}$ ) to transition LOW and the last one to transition back HIGH. The two  $\overline{CAS}$  controls give the MT4C1M16C3 S and MT4C1M16C5 S both BYTE READ and BYTE WRITE cycle capabilities.

READ or WRITE cycles on the MT4C1M16C3 S or MT4C1M16C5 S are selected with the  $\overline{WE}$  input while either  $\overline{WEL}$  or  $\overline{WEH}$  perform the  $\overline{WE}$  on the MT4C1M16C6 S or MT4C1M16C7 S. The MT4C1M16C6 S and MT4C1M16C7 S  $\overline{WE}$  function is determined by the first BYTE WRITE ( $\overline{WEL}$  or  $\overline{WEH}$ ) to transition LOW and the last to transition back HIGH.

A logic HIGH on  $\overline{WE}$  dictates READ mode while a logic LOW on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. Taking  $\overline{WE}$  LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If  $\overline{WE}$  goes LOW prior to  $\overline{CAS}$  going LOW, the output pin(s) remain open (High-Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes LOW after  $\overline{CAS}$  goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as  $\overline{CAS}$  and  $\overline{OE}$  remain LOW (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by  $\overline{OE}$ ,  $\overline{WEL}$  and  $\overline{WEH}$  (MT4C1M16C6 S and MT4C1M16C7 S) or  $\overline{WE}$  (MT4C1M16C3 S and MT4C1M16C5 S).

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address

strobed-in by  $\overline{RAS}$  followed by a column-address strobed-in by  $\overline{CAS}$ .  $\overline{CAS}$  may be toggled-in by holding  $\overline{RAS}$  LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning  $\overline{RAS}$  HIGH terminates the FAST-PAGE-MODE operation.

Returning  $\overline{RAS}$  and  $\overline{CAS}$  HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the  $\overline{RAS}$  HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{RAS}$  cycle (READ, WRITE) or  $\overline{RAS}$  REFRESH cycle ( $\overline{RAS}$ -ONLY, CBR, or HIDDEN) so that all 1,024 combinations of  $\overline{RAS}$  addresses (A0-A9) are executed at least every 128ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

BBU is a CBR REFRESH performed at the extended refresh rate with CMOS input levels. This mode provides a very low-current, data-retention cycle.  $\overline{RAS}$  or  $\overline{CAS}$  time refers to the time at which  $\overline{RAS}$  or  $\overline{CAS}$  transition from HIGH to LOW.

SELF REFRESH is similar to BBU except that the DRAM provides its own internal clocking during sleep mode. Thus, an external clock is not required, which provides additional power savings and design ease. The DRAM's SELF REFRESH mode is initiated by executing a CBR REFRESH cycle and holding both  $\overline{RAS}$  and  $\overline{CAS}$  LOW for a specified period. The industry standard for this value is 100 $\mu$ s minimum ( $t_{RASS}$ ). The DRAM will remain in the SELF REFRESH mode while  $\overline{RAS}$  and  $\overline{CAS}$  remain LOW. Once  $\overline{CAS}$  has been held LOW for 600 $\mu$ s ( $t_{CHD}$ ),  $\overline{CAS}$  is no longer required to remain LOW and becomes a "don't care."  $\overline{CAS}$  is a "don't care" until  $t_{CHS}$ , at which time  $\overline{CAS}$  must be either HIGH or LOW.

The SELF REFRESH mode is terminated by taking  $\overline{RAS}$  HIGH for the time minimum of an operation cycle, typically 200ns ( $t_{RPS}$ ). Once the SELF REFRESH mode has been terminated, it is recommended that the user perform a refresh of all rows within the time of the external refresh rate prior to active use of the DRAM. The external refresh rate is typically 125 $\mu$ s per row-address. Once this burst has been completed, the DRAM may be used in the functional mode with distributed refreshes such as CBR or  $\overline{RAS}$ -ONLY.

The alternative approach when exiting SELF REFRESH mode is to utilize distributed refreshes once  $t_{RPS}$  has been met, provided CBR REFRESH cycles are employed. The first CBR pulse should occur within the time of the external refresh rate prior to active use of the DRAM to ensure maximum data integrity and must be executed within three external refresh rate periods.

### BYTE ACCESS CYCLE

The BYTE WRITE mode is determined by the use of  $\overline{WEL}$  and  $\overline{WEH}$  or  $\overline{CASL}$  and  $\overline{CASH}$ . Enabling  $\overline{WEL}/\overline{CASL}$  will select a lower BYTE WRITE cycle (DQ1-DQ8). Enabling  $\overline{WEH}$  or  $\overline{CASH}$  will select an upper BYTE WRITE cycle (DQ9-DQ16). Enabling both  $\overline{WEL}$  and  $\overline{WEH}$  or  $\overline{CASL}$  and  $\overline{CASH}$  selects a WORD WRITE cycle.

The MT4C1M16C3 S, MT4C1M16C5 S, MT4C1M16C6 S and MT4C1M16C7 S may be viewed as two 1 Meg x 8 DRAMs that have common input controls, with the exception of the  $\overline{WE}$  or  $\overline{CAS}$  inputs. Figure 1 illustrates the MT4C1M16C6 S BYTE WRITE and WORD WRITE cycles and Figure 2 illustrates the MT4C1M16C3 S BYTE WRITE and WORD WRITE cycles.

The MT4C1M16C3 S also has BYTE READ and WORD READ cycles, since it uses two  $\overline{CAS}$  inputs to control its byte accesses. Figure 3 illustrates the MT4C1M16C3 S BYTE READ and WORD READ cycles.

### MASKED WRITE ACCESS CYCLE (MT4C1M16C5/7 S ONLY)


The MASKED WRITE mode control input selects normal WRITE access or MASKED WRITE access cycles. Every WRITE access cycle can be a MASKED WRITE, depending

on the state of  $\overline{WE}$  at  $\overline{RAS}$  time. A MASKED WRITE is selected when mask data is supplied on the DQ pins and  $\overline{WE}$  is LOW at  $\overline{RAS}$  time. The MT4C1M16C3 S and MT4C1M16C6 S do not have the MASKED WRITE cycle function.

The mask data present on the DQ1-DQ16 inputs at  $\overline{RAS}$  time will be written to an internal bit mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At  $\overline{CAS}$  time, the bits present on the DQ1-DQ16 inputs will be written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).


New mask data must be supplied each time a NONPERSTENT MASKED WRITE cycle is initiated, even if the previous cycle's mask was the same.

Figure 4 illustrates the MT4C1M16C7 S MASKED WRITE operation and Figure 5 illustrates the MT4C1M16C5 S MASKED WRITE operation.




**Figure 1**  
**MT4C1M16C6/7 S WORD AND BYTE WRITE EXAMPLE**

**WIDE DRAM**




**Figure 2**  
**MT4C1M16C3/5 S WORD AND BYTE WRITE EXAMPLE**






**Figure 3**  
**MT4C1M16C3/5 S WORD AND BYTE READ EXAMPLE**

**WIDE DRAM**



**Figure 4**  
**MT4C1M16C7 S MASKED WRITE EXAMPLE**

**NOTE:** If  $\overline{WEL}$  is LOW and  $\overline{WEH}$  is HIGH when  $\overline{RAS}$  goes LOW, then only DQs 1-8 will be masked. If  $\overline{WEL}$  is HIGH and  $\overline{WEH}$  is LOW when  $\overline{RAS}$  goes LOW, then only DQs 9-16 will be masked.



**Figure 5**  
**MT4C1M16C5 S MASKED WRITE EXAMPLE**

**TRUTH TABLE: MT4C1M16C6/7 S**

FUNCTION	RAS	CAS	WEL	WEH	OE	ADDRESSES		DQs	NOTES	
						'r	'c			
Standby	H	H→X	X	X	X	X	X	High-Z		
READ	L	L	H	H	L	ROW	COL	Data-Out		
WRITE: WORD (EARLY-WRITE)	L	L	L	L	X	ROW	COL	Data-In	3	
WRITE: LOWER BYTE (EARLY)	L	L	L	H	X	ROW	COL	Lower Byte, Data-In, Upper Byte, High-Z	3	
WRITE: UPPER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, High-Z, Upper Byte, Data-In	3	
READ-WRITE	L	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 3	
PAGE-MODE READ	1st Cycle	L	H→L	H	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	H	L	n/a	COL	Data-Out	
PAGE-MODE WRITE	1st Cycle	L	H→L	L	L	X	ROW	COL	Data-In	1, 3
	2nd Cycle	L	H→L	L	L	X	n/a	COL	Data-In	1, 3
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-In	1, 3
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 3
HIDDEN REFRESH	READ	L→H→L	L	H	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 2, 3
RAS-ONLY REFRESH	L	H	H	H	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	H	H	X	X	X	High-Z		
BBU REFRESH	H→L	L	H	H	X	X	X	High-Z		
SELF REFRESH	H→L	L	H	H	X	X	X	High-Z		

- NOTE:**
1. These cycles may also be BYTE WRITE cycles (either  $\overline{WEL}$  or  $\overline{WEH}$  active).
  2. EARLY-WRITE only.
  3. Data-in will be dependent on the mask provided (MT4C1M16C7 S only). Refer to Figure 4.

**WIDE DRAM**

**TRUTH TABLE: MT4C1M16C3/5 S**

FUNCTION	RAS	CASL	CASH	WE	OE	ADDRESSES		DQs	NOTES	
						'R	'C			
Standby	H	H→X	H→X	X	X	X	X	High-Z		
READ: WORD	L	L	L	H	L	ROW	COL	Data-Out		
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z		
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data-Out		
WRITE: WORD (EARLY-WRITE)	L	L	L	L	X	ROW	COL	Data-In	5	
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z	5	
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In	5	
READ-WRITE	L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2, 5	
PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	2
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out	2
PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1, 5
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1, 5
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2, 5
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2, 5
HIDDEN REFRESH	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out	2
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 3, 5
RAS-ONLY REFRESH	L	H	H	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	L	H	X	X	X	High-Z	4	
BBU REFRESH	H→L	L	L	H	X	X	X	High-Z		
SELF REFRESH	H→L	L	L	H	X	X	X	High-Z		

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either  $\overline{\text{CASL}}$  or  $\overline{\text{CASH}}$  active).
  2. These READ cycles may also be BYTE READ cycles (either  $\overline{\text{CASL}}$  or  $\overline{\text{CASH}}$  active).
  3. EARLY-WRITE only.
  4. Only one  $\overline{\text{CAS}}$  must be active ( $\overline{\text{CASL}}$  or  $\overline{\text{CASH}}$ ).
  5. Data-in will be dependent on the mask provided (MT4C1M16C5 S only). Refer to Figure 5.

**WIDE DRAM**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> (5V) ..... -1V to +7V  
 Voltage on V<sub>CC</sub> supply relative to V<sub>SS</sub> (3V) ..... -1V to +4.6V  
 Operating Temperature, T<sub>A</sub> (ambient) ..... 0°C to +70°C  
 Storage Temperature (plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**WIDE DRAM**
**DC OPERATING SPECIFICATIONS FOR 5V VERSION**

(Notes: 1, 3, 4, 6, 7, 42) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1, 44
Input High (Logic 1) Voltage, all inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, all inputs	V <sub>IL</sub>	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> (All other pins not under test = 0V)	I <sub>I</sub>	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V <sub>OUT</sub> ≤ 5.5V)	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS	V <sub>OH</sub>	2.4		V	
Output High Voltage (I <sub>OUT</sub> = -2.5mA)					
Output Low Voltage (I <sub>OUT</sub> = 2.1mA)	V <sub>OL</sub>		0.4	V	

**DC OPERATING SPECIFICATIONS FOR 3.0/3.3V VERSION**

(Notes: 1, 3, 4, 6, 7, 43) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 2.7V to 3.6V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	2.7	3.6	V	1, 44
Input High (Logic 1) Voltage, all inputs	V <sub>IH</sub>	2.0	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, all inputs	V <sub>IL</sub>	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> (All other pins not under test = 0V)	I <sub>I</sub>	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V <sub>OUT</sub> ≤ 3.6V)	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS	V <sub>OH</sub>	2.4		V	
Output High Voltage (I <sub>OUT</sub> = -1.0mA)					
Output Low Voltage (I <sub>OUT</sub> = 1.0mA)	V <sub>OL</sub>		0.4	V	

**DC OPERATING SPECIFICATIONS FOR 5V VERSION**

 (Notes: 1, 3, 4, 6, 7, 42) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ )	$I_{CC1}$	2	2	2	mA	
STANDBY CURRENT: (CMOS) ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$ )	$I_{CC2}$	300	300	300	$\mu\text{A}$	25
OPERATING CURRENT: Random READ/WRITE Average power supply current ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ Address Cycling: $t_{RC} = t_{RC} [\text{MIN}]$ )	$I_{CC3}$	170	160	140	mA	3, 4, 44
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current ( $\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ , Address Cycling: $t_{PC} = t_{PC} [\text{MIN}]$ ; $t_{CP}$ , $t_{ASC} = 10\text{ns}$ )	$I_{CC4}$	130	120	110	mA	3, 4, 44
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY Average power supply current ( $\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{IH}$ ; $t_{RC} = t_{RC} [\text{MIN}]$ )	$I_{CC5}$	170	160	140	mA	3, 5, 44
REFRESH CURRENT: CBR Average power supply current ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ Address Cycling: $t_{RC} = t_{RC} [\text{MIN}]$ )	$I_{CC6}$	170	160	140	mA	3, 5
REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: $\overline{\text{CAS}} = 0.2V$ or CBR cycling; $\overline{\text{RAS}} = t_{RAS} (\text{MIN})$ to 300ns; $\overline{\text{WE}}$ , A0-A11 and $D_{IN} = V_{CC} - 0.2V$ ( $D_{IN}$ may be left open); $t_{RC} = 125\mu\text{s}$ (1,024 rows at $125\mu\text{s} = 128\text{ms}$ )	$I_{CC7}$	400	400	400	$\mu\text{A}$	3, 42
REFRESH CURRENT: SELF Average power supply current during SELF REFRESH: CBR cycle with $\overline{\text{RAS}} \geq t_{RASS} (\text{MIN})$ and $\overline{\text{CAS}}$ held LOW; $\overline{\text{WE}} = V_{CC} - 0.2V$ ; A0-A9 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ ( $D_{IN}$ may be left open)	$I_{CC8}$	400	400	400	$\mu\text{A}$	5

**WIDE DRAM**

**DC OPERATING SPECIFICATIONS FOR 3.0/3.3V VERSION**

 (Notes: 1, 3, 4, 6, 7, 43) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 2.7V to 3.6V)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ( $\overline{RAS} = \overline{CAS} = V_{IH}$ )	I <sub>CC1</sub>	2	2	2	mA	
STANDBY CURRENT: (CMOS) ( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$ )	I <sub>CC2</sub>	200	200	200	μA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current ( $\overline{RAS}$ , $\overline{CAS}$ , Address Cycling: $t^1RC = t^1RC$ [MIN])	I <sub>CC3</sub>	170	160	140	mA	3, 4, 44
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current ( $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ , Address Cycling: $t^1PC = t^1PC$ [MIN]; $t^1CP$ , $t^1ASC = 10ns$ )	I <sub>CC4</sub>	130	120	110	mA	3, 4, 44
REFRESH CURRENT: $\overline{RAS}$ -ONLY Average power supply current ( $\overline{RAS}$ Cycling, $\overline{CAS} = V_{IH}$ : $t^1RC = t^1RC$ [MIN])	I <sub>CC5</sub>	170	160	140	mA	3, 4, 44
REFRESH CURRENT: CBR Average power supply current ( $\overline{RAS}$ , $\overline{CAS}$ , Address Cycling: $t^1RC = t^1RC$ [MIN])	I <sub>CC6</sub>	170	160	140	mA	3, 4
REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t^1RAS$ (MIN) to 300ns; $\overline{WE}$ , A0-A11 and $D_{IN} = V_{CC} - 0.2V$ ( $D_{IN}$ may be left open), $t^1RC = 125\mu s$ (1,024 rows at $125\mu s = 128ms$ )	I <sub>CC7</sub>	400	400	400	μA	3, 42
REFRESH CURRENT: SELF Average power supply current during SELF REFRESH: CBR cycle with $\overline{RAS} \geq t^1RASS$ (MIN) and $\overline{CAS}$ held LOW; $\overline{WE} = V_{CC} - 0.2V$ ; A0-A9 and $D_{IN} = V_{CC} - 0.2V$ or 0.2V ( $D_{IN}$ may be left open)	I <sub>CC8</sub>	400	400	400	μA	5

**WIDE DRAM**




**MT4(L)C1M16C3/5/6/7 S**  
**1 MEG x 16 WIDE DRAM**

## CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C <sub>I1</sub>	5	pF	2
Input Capacitance: RAS, CAS/(CASL,CASH), (WEL, WEH)/ WE, OE	C <sub>I2</sub>	7	pF	2
Input/Output Capacitance: DQ	C <sub>I0</sub>	7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C)

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	<sup>1</sup> RC	110		130		150		ns	
READ-WRITE cycle time	<sup>1</sup> RWC	155		180		200		ns	
FAST-PAGE-MODE READ or WRITE cycle time	<sup>1</sup> PC	35		40		45		ns	35
FAST-PAGE-MODE READ-WRITE cycle time	<sup>1</sup> PRWC	85		95		100		ns	35
Access time from RAS	<sup>1</sup> RAC		60		70		80	ns	14
Access time from CAS	<sup>1</sup> CAC		15		20		20	ns	15, 33
Output Enable	<sup>1</sup> OE		15		15		15	ns	33
Access time from column-address	<sup>1</sup> AA		30		35		40	ns	
Access time from CAS precharge	<sup>1</sup> CPA		35		40		45	ns	33
RAS pulse width	<sup>1</sup> RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST-PAGE-MODE)	<sup>1</sup> RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	<sup>1</sup> RSH	15		20		20		ns	40
RAS precharge time	<sup>1</sup> RP	40		50		60		ns	
CAS pulse width	<sup>1</sup> CAS	15	100,000	20	100,000	20	100,000	ns	39
CAS hold time	<sup>1</sup> CSH	60		70		80		ns	32
CAS precharge time	<sup>1</sup> CPN	10		10		10		ns	16, 36
CAS precharge time (FAST-PAGE-MODE)	<sup>1</sup> CP	10		10		10		ns	36
RAS to CAS delay time	<sup>1</sup> RCD	15	45	20	50	20	60	ns	17, 31
CAS to RAS precharge time	<sup>1</sup> CRP	5		5		5		ns	32
Row-address setup time	<sup>1</sup> ASR	0		0		0		ns	
Row-address hold time	<sup>1</sup> RAH	10		10		10		ns	
RAS to column-address delay time	<sup>1</sup> RAD	15	30	15	35	15	40	ns	18
Column-address setup time	<sup>1</sup> ASC	0		0		0		ns	31
Column-address hold time	<sup>1</sup> CAH	10		15		15		ns	31
Column-address hold time (referenced to RAS)	<sup>1</sup> AR	50		55		60		ns	
Column-address to RAS lead time	<sup>1</sup> RAL	30		35		40		ns	
Read command setup time	<sup>1</sup> RCS	0		0		0		ns	26, 31
Read command hold time (referenced to CAS)	<sup>1</sup> RCH	0		0		0		ns	19, 26, 32
Read command hold time (referenced to RAS)	<sup>1</sup> RRH	0		0		0		ns	19
CAS to output in Low-Z	<sup>1</sup> CLZ	3		3		3		ns	33

**WIDE DRAM**

**MICRON****MT4(L)C1M16C3/5/6/7 S**  
**1 MEG x 16 WIDE DRAM****ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ )

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Output buffer turn-off delay	$t_{\text{OFF}}$		3	15	3	20	3	20	ns	20, 29, 33
WE command setup time	$t_{\text{WCS}}$		0		0		0		ns	21, 26, 31
Write command hold time	$t_{\text{WCH}}$		10		15		15		ns	26, 40
Write command hold time (referenced to $\overline{\text{RAS}}$ )	$t_{\text{WCR}}$		45		55		60		ns	26
Write command pulse width	$t_{\text{WP}}$		10		15		15		ns	26
Write command to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$		15		20		20		ns	26
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$		15		20		20		ns	26, 32
Data-in setup time	$t_{\text{DS}}$		0		0		0		ns	22, 33
Data-in hold time	$t_{\text{DH}}$		10		15		15		ns	22, 33
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	$t_{\text{DHR}}$		45		55		60		ns	
$\overline{\text{RAS}}$ to WE delay time	$t_{\text{RWD}}$		85		95		105		ns	21
Column-address to WE delay time	$t_{\text{AWD}}$		55		60		65		ns	21
$\overline{\text{CAS}}$ to WE delay time	$t_{\text{CWD}}$		40		45		45		ns	21, 31
Transition time (rise or fall)	$t_{\text{T}}$		3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	$t_{\text{REF}}$			128		128		128	ms	28
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	$t_{\text{RPC}}$		0		0		0		ns	
$\overline{\text{CAS}}$ setup time (CBR REFRESH)	$t_{\text{CSR}}$		5		5		5		ns	5, 31
$\overline{\text{CAS}}$ hold time (CBR REFRESH)	$t_{\text{CHR}}$		15		15		15		ns	5, 32
WE hold time (MASKED WRITE and CBR REFRESH)	$t_{\text{WRH}}$		15		15		15		ns	26, 27
WE setup time (CBR REFRESH)	$t_{\text{WRP}}$		10		10		10		ns	26
WE setup time (MASKED WRITE)	$t_{\text{WRS}}$		10		10		10		ns	26, 27
$\overline{\text{OE}}$ setup prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH cycle	$t_{\text{ORD}}$		0		0		0		ns	
Output disable	$t_{\text{OD}}$		3	15	3	15	3	15	ns	29, 41
$\overline{\text{OE}}$ hold time from WE during READ-MODIFY-WRITE cycle	$t_{\text{OEH}}$		15		15		15		ns	28
Last $\overline{\text{CAS}}$ going LOW to first $\overline{\text{CAS}}$ to return HIGH	$t_{\text{CLCH}}$		10		10		10		ns	34
Mask data to $\overline{\text{RAS}}$ setup time	$t_{\text{MS}}$		0		0		0		ns	26, 27
Mask data to $\overline{\text{RAS}}$ setup time	$t_{\text{MH}}$		15		15		15		ns	26, 27
$\overline{\text{RAS}}$ pulse width during SELF REFRESH cycle	$t_{\text{RASS}}$		100		100		100		$\mu\text{s}$	46
$\overline{\text{RAS}}$ precharge time during SELF REFRESH cycle	$t_{\text{RPS}}$		150		150		150		ns	46
$\overline{\text{CAS}}$ hold time during SELF REFRESH cycle	$t_{\text{CHS}}$		-70		-70		-70		ns	46
$\overline{\text{CAS}}$ LOW to "don't care" during SELF REFRESH cycle	$t_{\text{CHD}}$		600		600		600		$\mu\text{s}$	29

WIDE DRAM

**NOTES**

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled.  $V_{CC} = 5V$  or  $3.0/3.3V \pm 10\%$ ;  $f = 1$  MHz.
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by eight  $\overline{RAS}$  refresh cycles ( $\overline{RAS}$ -ONLY or CBR) before proper device operation is assured. The eight  $\overline{RAS}$  cycle wake-ups should be repeated any time the  $\overline{REF}$  refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH}$  (MIN) and  $V_{IL}$  (MAX) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is High-Z.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to one TTL gate and  $50pF$ .
14. Assumes that  $t_{RCD} < t_{RCD} (MAX)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD} (MAX)$ .
16. If  $\overline{CAS}$  is LOW at the falling edge of  $\overline{RAS}$ , Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer,  $\overline{CAS}$  must be pulsed HIGH for  $t_{CPN}$ .
17. Operation within the  $t_{RCD} (MAX)$  limit ensures that  $t_{RAC} (MAX)$  can be met.  $t_{RCD} (MAX)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD} (MAX)$  limit, access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}$  limit ensures that  $t_{RCD} (MAX)$  can be met.  $t_{RAD} (MAX)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD} (MAX)$  limit, access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF} (MAX)$  defines the time at which the output achieves the open circuit condition; it is not a reference to  $V_{OH}$  or  $V_{OL}$ .\*
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS} (MIN)$ , the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD} (MIN)$ ,  $t_{AWD} \geq t_{AWD} (MIN)$  and  $t_{CWD} \geq t_{CWD} (MIN)$ , the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until  $\overline{CAS}$  or  $\overline{OE}$  goes back to  $V_{IH}$ ) is indeterminate.  $\overline{OE}$  held HIGH and  $\overline{WE}$  taken LOW after  $\overline{CAS}$  goes LOW results in a LATE-WRITE ( $\overline{OE}$ -controlled) cycle.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in EARLY-WRITE cycles and  $\overline{WE}$  leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if  $\overline{OE}$  is LOW then taken HIGH before  $\overline{CAS}$  goes HIGH, Q goes open. If  $\overline{OE}$  is tied permanently LOW, LATE-WRITE and READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{WE} = LOW$  and  $\overline{OE} = HIGH$ .
25. All other inputs at  $V_{CC} - 0.2V$ .
26. Write command is defined as either  $\overline{WEL}$  or  $\overline{WEH}$  or both going LOW on the MT4C1M16C6/7 S. Write command is defined as  $\overline{WE}$  going LOW on the MT4C1M16C3/5 S.
27. MT4C1M16C5/7 S only.
28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both  $t_{OD}$  and  $t_{OEH}$  met ( $\overline{OE}$  HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if  $\overline{CAS}$  remains LOW and  $\overline{OE}$  is taken back LOW after  $t_{OEH}$  is met. If  $\overline{CAS}$  goes HIGH prior to  $\overline{OE}$  going back LOW, the DQs will remain open.
29. The DQs open during READ cycles once  $t_{OD}$  or  $t_{OFF}$  occur. If  $\overline{CAS}$  goes HIGH before  $\overline{OE}$ , the DQs will open regardless of the state of  $\overline{OE}$ . If  $\overline{CAS}$  stays LOW while  $\overline{OE}$  is brought HIGH, the DQs will open. If  $\overline{OE}$  is brought back LOW ( $\overline{CAS}$  still LOW), the DQs will provide the previously read data.


\*The 3ns minimum is a parameter guaranteed by design.

**NOTES (continued)**


30. Notes 31 through 41 apply to MT4C1M16C3/5 S only.
31. The first  $\overline{\text{CAS}}_x$  edge to transition LOW.
32. The last  $\overline{\text{CAS}}_x$  edge to transition HIGH.
33. Output parameter (DQx) is referenced to corresponding  $\overline{\text{CAS}}$  input; DQ1-DQ8 by  $\overline{\text{CAS}}_L$  and DQ9-DQ16 by  $\overline{\text{CAS}}_H$ .
34. Last falling  $\overline{\text{CAS}}_x$  edge to first rising  $\overline{\text{CAS}}_x$  edge.
35. Last rising  $\overline{\text{CAS}}_x$  edge to next cycle's last rising  $\overline{\text{CAS}}_x$  edge.
36. Last rising  $\overline{\text{CAS}}_x$  edge to first falling  $\overline{\text{CAS}}_x$  edge.
37. First DQs controlled by the first  $\overline{\text{CAS}}_x$  to go LOW.
38. Last DQs controlled by the last  $\overline{\text{CAS}}_x$  to go HIGH.
39. Each  $\overline{\text{CAS}}_x$  must meet minimum pulse width.
40. Last  $\overline{\text{CAS}}_x$  to go LOW.
41. All DQs controlled, regardless  $\overline{\text{CAS}}_L$  and  $\overline{\text{CAS}}_H$ .
42. BBU current is reduced as  $\overline{\text{RAS}}$  is reduced from its maximum specification during BBU cycle.
43. The 5V version is restricted to operate between 4.5 V and 5.5V only.
44. The 3.0/3.3V version is restricted to operate between 2.7 V and 3.6V only. The -6 speed version is only valid for  $V_{CC} = 3.0V$  to 3.6 V whereas the -7 and -8 speed versions are valid for  $V_{CC} = 2.7V$  to 3.6V.
45. Column-address changed once while  $\overline{\text{RAS}} = V_{IL}$  and  $\overline{\text{CAS}} = V_{IH}$ .
46. When exiting the SELF REFRESH mode, a complete set of row refreshes should be executed in order to ensure that the DRAM will be fully refreshed. Alternatively, distributed refreshes may be utilized, provided CBR refreshes are employed.



READ CYCLE




EARLY-WRITE CYCLE




▨ DONT CARE  
▩ UNDEFINED

**NOTE:** 1. Applies to MT4C1M16C5 S and MT4C1M16C7 S only. WE selects between normal WRITE and MASKED WRITE at  $\overline{\text{RAS}}$  time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at  $\overline{\text{RAS}}$  time). The DQ inputs provide the mask data at  $\overline{\text{RAS}}$  time for a MASKED WRITE (WE LOW at  $\overline{\text{RAS}}$  time). WEL, WEH and DQ inputs on MT4C1M16C3 S and MT4C1M16C6 S are "don't care" at  $\overline{\text{RAS}}$  time.

**READ-WRITE CYCLE**  
 (LATE-WRITE and READ-MODIFY-WRITE CYCLES)



**FAST-PAGE-MODE READ CYCLE**




▨ DONT CARE  
 ▩ UNDEFINED

**NOTE:** 1. Applies to MT4C1M16C5 S and MT4C1M16C7 S only.  $\overline{WE}$  selects between normal WRITE and MASKED WRITE at  $\overline{RAS}$  time. The DQ inputs are "don't care" for a normal WRITE ( $\overline{WE}$  HIGH at  $\overline{RAS}$  time). The DQ inputs provide the mask data at  $\overline{RAS}$  time for a MASKED WRITE ( $\overline{WE}$  LOW at  $\overline{RAS}$  time).  $\overline{WEL}$ ,  $\overline{WEH}$  and DQ inputs on MT4C1M16C3 S and MT4C1M16C6 S are "don't care" at  $\overline{RAS}$  time.




WIDE DRAM

**FAST-PAGE-MODE READ-EARLY-WRITE CYCLE**  
(Pseudo READ-MODIFY-WRITE)



**NOTE:** 1. Do not drive data prior to High-Z; that is completion of  $t_{OFF}$ .  $t_{CPP}$  is equal to  $t_{OFF} + t_{DS(MIN)}$  + guardband between data-out and driving new data-in.


**CBR REFRESH CYCLE**  
(A0-A9,  $\overline{OE}$  = DON'T CARE)




▨ DON'T CARE  
⊞ UNDEFINED



**BBU REFRESH CYCLE**  
(A0-A9,  $\overline{OE}$  = DON'T CARE)



**SELF REFRESH CYCLE ("SLEEP MODE")**  
(A0-A9,  $\overline{OE}$  = DON'T CARE)




WIDE DRAM


- NOTE:**
1. Once  $t_{RASS}$  (MIN) is met and  $\overline{RAS}$  remains LOW, the DRAM will enter SELF REFRESH mode.
  2. Once  $t_{RPS}$  is satisfied, a complete burst of all rows should be executed.

**RAS-ONLY REFRESH CYCLE**

(ADDR = A0-A9, OE; WEL, WEH or WE = DON'T CARE)



**HIDDEN REFRESH CYCLE <sup>24</sup>**  
 (WEL, WEH or WE = HIGH; OE = LOW)



**WIDE DRAM**