WIDE DRAM

1 MEG x 16 DRAM

5.0V SELF REFRESH (MT4C1M16C3/5/6/7 S) 3.0/3.3V, SELF REFRESH (MT4LC1M16C3/5/6/7 S)

FEATURES

OPTIONS

- SELF REFRESH, or "Sleep Mode"
- Industry standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V only or +3.0/+3.3V only $\pm 10\%$ power supply
- All device pins are TTL-compatible
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and BATTERY BACKUP (BBU)
- Optional FAST-PAGE-MODE access cycle
- · BYTE WRITE access cycle
- BYTE READ access cycle (MT4C1M16C3/5 S only)
- NONPERSISTENT MASKED WRITE access cycle (MT4C1M16C5/7 S only)
- 1,024-cycle refresh in 128ms (ten rows and ten columns)

MARKING

Low power, 2mW standby; 500mW active, typical (5V)

01 110110	1411 1111111
Timing	
60ns access	-6
70ns access	-7
80ns access	-8
Power Supply	
+5V ±10% only	4C
+3.0/3.3V ±10% only	4LC
Refresh Rate	
1,024 rows	None
4,096 rows	Contact Factory
WRITE Cycle Access	,
BYTE or WORD via CAS	16C3 S
(nonmaskable)	10033
BYTE or WORD via CAS	16C5 S
(maskable)	10033
BYTE or WORD via WE	16C6 S
(nonmaskable)	
BYTE or WORD via WE	16C7 S
(maskable)	
• Packages	
Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TĞ

Part Number Example: MT4C1M16C3DJ-7 S

	4	PIN / 2-Pin (DC-		NME	ENT	- (-	Тор \	/ie	w)	
4	Vec E DQ1 E DQ2 E DQ3 E Vec E DQ5 E DQ6 E DQ7 E DQ8 E DQ8 E	2 3 4 5 6 7 8 9	42	16 15 14 13 12 11 10		,	- Pin (DD	-6)	,	
	VEH/WE DE RAS DE NO DE AO DE A	13 14 15 16 17 18 19 20	30 D CAS 29 D OE 28 D A9 27 D A8 26 D A7 25 D A6 24 D A5 23 D A4 22 D Vss	S/CASH*	Vcc DQ1 DQ2 DQ3 DQ4 Vcc DQ5 DQ6 DQ7 DQ8 NC	REBERBERE	1 2 3 4 5 6 7 8 9 10	50 49 48 47 46 45 44 43 42 41 40	нананан	DQ10 DQ9
					NC EL/NC EH/WE FIAS NC NC A0 A1 A2 A3 Vcc	ВВВВВВВВВ	15 16 17 18 19 20 21 22 23 24 25	36 35 34 33 32 31 30 29 28 27 26	BARBARAR	NC NC/CASL* CAS/CASH* OE A9 A8 A7 A6 A5 A4 VSS
-	MT4C1N	/16C6/7	S / MT4C1	M16C3	/5 S					

GENERAL DESCRIPTION

The MT4C1M163/5/6/7 S and MT4LC1M163/5/6/7 S are randomly accessed solid-state memories containing 16,777,216 bits organized in a x16 configuration. The MT4C1M163/5/6/7 S and the MT4LC1M163/5/6/7 S are the same DRAM versions except that the MT4LC1M163/5/ 6/7 S is the low voltage version of MT4C1M163/5/6/7 S. The MT4LC1M163/5/6/7S is designed to operate in either a 3.0V ±10% or a 3.3V ±10% memory system. All further references made to the MT4C1M163/5/6/7 S also apply to the MT4LC1M163/5/6/7 S, unless specifically stated otherwise. The MT4C1M16C6S and MT4C1M16C7S have both BYTE WRITE and WORD WRITE access cycles via two write enable pins. The MT4C1M16C3S and MT4C1M16C5S have both BYTE WRITE and WORD WRITE access cycles

via two $\overline{\text{CAS}}$ pins. The MT4C1M16C5 S and MT4C1M16C7 S are also able to perform WRITE-PER-BIT accesses.


The MT4C1M16C3 S and MT4C1M16C6 S function in the same manner except that WEL and WEH on MT4C1M16C6 S and CASL and CASH on MT4C1M16C3 S control the selection of BYTE WRITE access cycles. WEL and WEH function in an identical manner to WE in that either WEL or WEH will generate an internal WE. CASL and CASH function in an identical manner to CAS in that either CASL or CASH will generate an internal CAS.

The MT4C1M16C6 S WE function and timing are determined by the first WE (WEL or WEH) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. WEL transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8), and WEH transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16).

The MT4C1M16C3 S CAS function and timing are determined by the first CAS (CASL or CASH) to transition LOW and the last CAS to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. CASL transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and CASH transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through CASL or CASH in the same manner during READ cycles for the MT4C1M16C3 S.

The MT4C1M16C5S and MT4C1M16C7S function in the same manner as MT4C1M16C3 S and MT4C1M16C6 S, respectively and they have NONPERSISTENT MASKED WRITE cycle capabilities. This option allows the MT4C1M16C5S and MT4C1M16C7S to operate with either normal WRITE cycles or NONPERSISTENT MASKED WRITE cycles.

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

SOJ Pins	TSOP PINS	SYMBOL	TYPE	DESCRIPTION
14	18	RAS	Input	Row-Address Strobe: RAS is used to latch-in the 10 row- address bits and strobe the WE and DQs on the MASKED WRITE option (MT4C1M16C5 S and MT4C1M16C7 S only).
30	34	CAS/ CASH	Input	Column-Address Strobe: CAS (MT4C1M16C6/7 S) is used to latch-in the 10 column-address bits, enable the DRAM output buffers, and strobe the data inputs on WRITE cycles. CAS controls DQ1 through DQ16.
				Column-Address Strobe Upper Byte: CASH (MT4C1M16C3/5 S) is the CAS control for DQ9 through DQ16. The DQs for the byte not being accessed will remain in a High-Z (high impedance) state during either a READ or a WRITE access cycle.
29	33	ŌĒ	Input	Output Enable: OE enables the output buffers when taken LOW during a READ access cycle. RAS and CAS (MT4C1M16C6/7 S) or CASL / CASH (MT4C1M16C6/7 S) or WE (MT4C1M16C6/7 S) or WE (MT4C1M16C3/5 S) must be LOW and WEL / WEH (MT4C1M16C6/7 S) or WE (MT4C1M16C3/5 S) must be HIGH before OE will control the output buffers. Otherwise, the output buffers are in a High-Z state.
13	17	WEH/WE	Input	Write Enable Upper Byte: WEH (MT4C1M16C6/7 S) is WE control for the DQ9 through DQ16 inputs. If WE or WEH is LOW, the access is a WRITE cycle. If either WE or WEH is LOW at RAS time on MT4C1M16C7 S, it is also a MASKED WRITE cycle. The DQs for the byte not being written will remain in a High-Z state (BYTE WRITE cycle only).
				Write Enable: WE (MT4C1M16C3/5 S) controls DQ1 through DQ16 inputs. If WE is LOW, the access is a WRITE cycle. The MT4C1M16C5/7 S also uses WE to enable the mask register during RAS time.
12	16	WEL/NC	Input	Write Enable Lower Byte: WEL (MT4C1M16C6/7 S) is the WE control for DQ1 through DQ8 inputs. If WEL is LOW, the access is a WRITE cycle. If WEL is LOW at RAS time on MT4C1M16C3 S, it is also a MASKED WRITE cycle. The DQs for the byte not being written will remain in a High-Z state (BYTE WRITE cycle only).
31	35	NC/CASL	Input	Column-Address Strobe Lower Byte: CASL (MT4C1M16C3/5 S) is the CAS control for DQ1 through DQ8. The DQs for the byte not being accessed will remain in a High-Z state during either a READ or a WRITE access cycle.
17-20, 23-28	21-24, 27-32	A0-A9	Input	Address Inputs: These inputs are multiplexed and clocked by RAS and CAS (or CASL / CASH) to select one 16-bit word (or 8-bit byte) out of the 1 Meg available words.

PIN DESCRIPTIONS (continued)

SOJ PINS	TSOP PINS	SYMBOL	ТҮРЕ	DESCRIPTION
2-5, 7-10, 33-36, 38-41	2-5, 7-10, 41-44, 46-49	DQ1-DQ16	Input/ Output	Data I/O: For WRITE cycles, DQ1-DQ16 act as inputs to the addressed DRAM location. BYTE WRITEs can be performed by using WEL / WEH (MT4C1M16C6/7 S) or CASL / CASH (MT4C1M16C3/7 S) to select the byte to be written. For READ access cycles, DQ1-DQ16 act as outputs for the addressed DRAM location. All sixteen I/Os are active for READ cycles (MT4C1M16C6/7 S). The MT4C1M16C3/5 S allows for BYTE READ cycles.
11, 15, 16, 30-32	11, 15, 36, 40	NC	-	No Connect: These pins should be left either unconnected or tied to ground.
1, 6, 21	1, 6, 25	Vcc	Supply	Power Supply: +5V ±10% (C) or 2.7V to 3.6V (LC)
22, 37, 42	26, 45, 50	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 20 address bits during READ or WRITE cycles. These are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits.

The $\overline{\text{CAS}}$ control also determines whether the cycle will be a refresh cycle ($\overline{\text{RAS}}$ -ONLY) or an active cycle ($\overline{\text{READ}}$, WRITE or READ-WRITE) once $\overline{\text{RAS}}$ goes LOW. The MT4C1M16C6 S and MT4C1M16C7 S each have one $\overline{\text{CAS}}$ control while the MT4C1M16C3 S and MT4C1M16C5 S have two, $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$.

The $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ inputs internally generate a $\overline{\text{CAS}}$ signal functioning in an identical manner to the single $\overline{\text{CAS}}$ input on the other 1 Meg x 16 DRAMs. The key difference is each $\overline{\text{CAS}}$ controls its corresponding DQ tristate logic (in conjunction with $\overline{\text{OE}}$ and $\overline{\text{WE}}$). $\overline{\text{CASL}}$ controls DQ1 through DQ8 and $\overline{\text{CASH}}$ controls DQ9 through DQ16.

The MT4C1M16C3 S and MT4C1M16C5 S \overline{CAS} function is determined by the first \overline{CAS} (\overline{CASL} or \overline{CASH}) to transition LOW and the last one to transition back HIGH. The two \overline{CAS} controls give the MT4C1M16C3 S and MT4C1M16C5 S both BYTE READ and BYTE WRITE cycle capabilities.

READ or WRITE cycles on the MT4C1M16C3 S or MT4C1M16C5 S are selected with the \overline{WE} input while either \overline{WEL} or \overline{WEH} perform the \overline{WE} on the MT4C1M16C6 S or MT4C1M16C7 S. The MT4C1M16C6 S and MT4C1M16C7 S \overline{WE} function is determined by the first BYTE WRITE (\overline{WEL} or \overline{WEH}) to transition LOW and the last to transition back HIGH.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High- Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by \overline{OE} , \overline{WEL} and \overline{WEH} (MT4C1M16C6 S and MT4C1M16C7 S) or \overline{WE} (MT4C1M16C3 S and MT4C1M16C5 S).

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address

strobed-in by \overline{RAS} followed by a column-address strobedin by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST-PAGE-MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RASONLY, CBR, or HIDDEN) so that all 1,024 combinations of RAS addresses (A0-A9) are executed at least every 128ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

BBU is a CBR REFRESH performed at the extended refresh rate with CMOS input levels. This mode provides a very low-current, data-retention cycle. \overline{RAS} or \overline{CAS} time refers to the time at which \overline{RAS} or \overline{CAS} transition from HIGH to LOW).

SELF REFRESH is similar to BBU except that the DRAM provides its own internal clocking during sleep mode. Thus, an external clock is not required, which provides additional power savings and design ease. The DRAM's SELF REFRESH mode is initiated by executing a CBR REFRESH cycle and holding both \overline{RAS} and \overline{CAS} LOW for a specified period. The industry standard for this value is $100\mu s$ minimum (${}^{t}RASs$). The DRAM will remain in the SELF REFRESH mode while \overline{RAS} and \overline{CAS} remain LOW. Once \overline{CAS} has been held LOW for $600\mu s$ (${}^{t}CHD$), \overline{CAS} is no longer required to remain LOW and becomes a "don't care." \overline{CAS} is a "don't care" until ${}^{t}CHS$, at which time \overline{CAS} must be either HIGH or LOW.

The SELF REFRESH mode is terminated by taking \overline{RAS} HIGH for the time minimum of an operation cycle, typically 200ns (t RPS). Once the SELF REFRESH mode has been terminated, it is recommended that the user perform a refresh of all rows within the time of the external refresh rate prior to active use of the DRAM. The external refresh rate is typically 125µs per row-address. Once this burst has been completed, the DRAM may be used in the functional mode with distributed refreshes such as CBR or \overline{RAS} -ONLY.

The alternative approach when exiting SELF REFRESH mode is to utilize distributed refreshes once ^tRPS has been met, provided CBR REFRESH cycles are employed. The first CBR pulse should occur within the time of the external refresh rate prior to active use of the DRAM to ensure maximum data integrity and must be executed within three external refresh rate periods.

BYTE ACCESS CYCLE

The BYTE WRITE mode is determined by the use of WEL and WEH or CASL and CASH. Enabling WEL/CASL will select a lower BYTE WRITE cycle (DQ1-DQ8). Enabling WEH or CASH will select an upper BYTE WRITE cycle (DQ9-DQ16). Enabling both WEL and WEH or CASL and CASH selects a WORD WRITE cycle.

The MT4C1M16C3 S, MT4C1M16C5 S, MT4C1M16C6 S and MT4C1M16C7 S may be viewed as two 1 Meg x 8 DRAMs that have common input controls, with the exception of the WE or CAS inputs. Figure 1 illustrates the MT4C1M16C6 S BYTE WRITE and WORD WRITE cycles and Figure 2 illustrates the MT4C1M16C3 S BYTE WRITE and WORD WRITE cycles.

The MT4C1M16C3 S also has BYTE READ and WORD READ cycles, since it uses two CAS inputs to control its byte accesses. Figure 3 illustrates the MT4C1M16C3 S BYTE READ and WORD READ cycles.

MASKED WRITE ACCESS CYCLE (MT4C1M16C5/7 S ONLY)

The MASKED WRITE mode control input selects normal WRITE access or MASKED WRITE access cycles. Every WRITE access cycle can be a MASKED WRITE, depending

on the state of $\overline{\text{WE}}$ at $\overline{\text{RAS}}$ time. A MASKED WRITE is selected when mask data is supplied on the DQ pins and $\overline{\text{WE}}$ is LOW at $\overline{\text{RAS}}$ time. The MT4C1M16C3 S and MT4C1M16C6 S do not have the MASKED WRITE cycle function.

The mask data present on the DQ1-DQ16 inputs at \overline{RAS} time will be written to an internal bit mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At \overline{CAS} time, the bits present on the DQ1-DQ16 inputs will be written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

New mask data must be supplied each time a NONPERSTENT MASKED WRITE cycle is initiated, even if the previous cycle's mask was the same.

Figure 4 illustrates the MT4C1M16C7SMASKEDWRITE operation and Figure 5 illustrates the MT4C1M16C5 S MASKED WRITE operation.




Figure 1
MT4C1M16C6/7 S WORD AND BYTE WRITE EXAMPLE




Figure 2
MT4C1M16C3/5 S WORD AND BYTE WRITE EXAMPLE




Figure 3
MT4C1M16C3/5 S WORD AND BYTE READ EXAMPLE




Figure 4
MT4C1M16C7 S MASKED WRITE EXAMPLE

NOTE: If WEL is LOW and WEH is HIGH when RAS goes LOW, then only DQs 1-8 will be masked. If WEL is HIGH and WEH is LOW when RAS goes LOW, then only DQs 9-16 will be masked.




Figure 5
MT4C1M16C5 S MASKED WRITE EXAMPLE

TRUTH TABLE: MT4C1M16C6/7 S

	_						ADDR	ESSES		
FUNCTION		RAS	CAS	WEL	WEH	ŌĒ	^t R	tC.	DQs	NOTES
Standby		Н	H→X	Х	Х	X	Х	Х	High-Z	
READ		L	L	Н	Н	L	ROW	COL	Data-Out	
WRITE: WORD (EARLY-WRIT		L	L	L	L	Х	ROW	COL	Data-In	3
WRITE: LOWE BYTE (EARLY		L	L	L	Н	Х	ROW	COL	Lower Byte, Data-In, Upper Byte, High-Z	3
WRITE: UPPE BYTE (EARLY		L	L	Н	L	Х	ROW COL LO		Lower Byte, High-Z, Upper Byte, Data-In	3
READ-WRITE		L	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 3
PAGE-MODE	1st Cycle	L	H→L	Н	Н	L	ROW	COL	Data-Out	
READ	2nd Cycle	L	H→L	Н	Н	L	n/a	COL	Data-Out	
PAGE-MODE	1st Cycle	L	H→L	L	L	Х	ROW	COL	Data-In	1, 3
WRITE	2nd Cycle	L	H→L	L	L	Х	n/a	COL	Data-In	1, 3
PAGE-MODE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-In	1, 3
READ-WRITE	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 3
HIDDEN	READ	L→H→L	L	Н	Н	L	ROW	COL	Data-Out	
REFRESH	WRITE	L→H→L	L	L	L	Х	ROW	COL	Data-In	1, 2, 3
RAS-ONLY RE	FRESH	L	Н	Н	н	Х	ROW	n/a	High-Z	
CBR REFRES	н	H→L	L	Н	Н	Х	Х	Х	High-Z	
BBU REFRESI	1	H⊶L	L	Н	Н	Х	Х	Х	High-Z	
SELF REFRES	SH	H→L	L	Н	Н	Х	Х	Х	High-Z	

NOTE:

- 1. These cycles may also be BYTE WRITE cycles (either WEL or WEH active).
- 2. EARLY-WRITE only.
- 3. Data-in will be dependent on the mask provided (MT4C1M16C7 S only). Refer to Figure 4.

TRUTH TABLE: MT4C1M16C3/5 S

	-						ADDRI	ESSES		
FUNCTION		RAS	CASL	CASH	WE	ŌĒ	t _R	†C	DQs	NOTES
Standby		Н	H→X	H→X	Х	Х	Х	Х	High-Z	
READ: WORD		L	L	L	Н	L.	ROW	COL	Data-Out	
READ: LOWER	BYTE	L	L	Н	Н	L	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z	
READ: UPPER BYTE		L	Н	L	Н	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data-Out	
WRITE: WORD (EARLY-WRITI		L	L	L	L	Х	ROW	COL	Data-In	5
WRITE: LOWE BYTE (EARLY)		L	L	Н	L	Х	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z	5
WRITE: UPPEI BYTE (EARLY)		L	Н	L	L	Х	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In	5
READ-WRITE		L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2, 5
PAGE-MODE	1st Cycle	L	H→L	H→L	Н	L	ROW	COL	Data-Out	2
READ	2nd Cycle	L	H→L	H→L	Н	L	n/a	COL	Data-Out	2
PAGE-MODE	1st Cycle	L	H→L	H→L	L	Х	ROW	COL	Data-In	1, 5
WRITE	2nd Cycle	L	H→L	H→L	L	Х	n/a	COL	Data-In	1, 5
PAGE-MODE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2, 5
READ-WRITE	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2, 5
HIDDEN	READ	L→H→L	L	L	Н	L	ROW	COL	Data-Out	2
REFRESH	WRITE	L→H→L	L	L	L	Х	ROW	COL	Data-In	1, 3, 5
RAS-ONLY RE	FRESH	L	Н	Н	Х	Х	ROW	n/a	High-Z	
CBR REFRESI	4	H→L	L	L	Н	Х	Х	Х	High-Z	4
BBU REFRESI	1	H→L	L	L	Н	Х	Х	Х	High-Z	
SELF REFRES	SH .	H→L	L	L	н	Х	Х	Х	High-Z	

NOTE:

- 1. These WRITE cycles may also be BYTE WRITE cycles (either CASL or CASH active).
- 2. These READ cycles may also be BYTE READ cycles (either CASL or CASH active).
- 3. EARLY-WRITE only.
- 4. Only one CAS must be active (CASL or CASH).
- 5. Data-in will be dependent on the mask provided (MT4C1M16C5 S only). Refer to Figure 5.

ABSOLUTE MAXIMUM RATINGS*

 *Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING SPECIFICATIONS FOR 5V VERSION

(Notes: 1, 3, 4, 6, 7, 42) (0°C $\leq T_A \leq 70$ °C; Vcc = 5V ± 10 %)

PARAMETER/CONDITION	SYMBOL	Min	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1, 44
Input High (Logic 1) Voltage, all inputs	Vih	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	٧	1
INPUT LEAKAGE CURRENT Any input $0V \le V_{IN} \le V_{CC}$ (All other pins not under test = $0V$)	lı	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μΑ	
OUTPUT LEVELS Output High Voltage (Iout = -2.5mA)	Vон	2.4		٧	
Output Low Voltage (lout = 2.1mA)	Vol		0.4	٧	

DC OPERATING SPECIFICATIONS FOR 3.0/3.3V VERSION

(Notes: 1, 3, 4, 6, 7, 43) (0° C $\leq T_A \leq 70^{\circ}$ C; Vcc = 2.7V to 3.6V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	2.7	3.6	V	1, 44
Input High (Logic 1) Voltage, all inputs	Vн	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ Vin ≤ Vcc (All other pins not under test = 0V)	lı	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vout ≤ 3.6V)	loz	-10	10	μΑ	
OUTPUT LEVELS Output High Voltage (Iout = -1.0mA)	Vон	2.4		٧	
Output Low Voltage (Iout = 1.0mA)	Vol		0.4	V	

DC OPERATING SPECIFICATIONS FOR 5V VERSION

(Notes: 1, 3, 4, 6, 7, 42) (0° C $\leq T_A \leq 70^{\circ}$ C; $Vcc = 5V \pm 10\%$)

(140163. 1, 0, 4, 0, 7, 42) (0 0 3 1 A 3 70 0, 400 = 34 1 10/0)			MAX			
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	Icc2	300	300	300	μА	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS Address Cycling: ¹RC = ¹RC [MIN])	lcc3	170	160	140	mA	3, 4, 44
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = VIL, CAS, Address Cycling: PC = PC [MIN]; CP, ASC = 10ns)	Icc4	130	120	110	mA	3, 4, 44
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=ViH: ^t RC = ^t RC [MIN])	Icc5	170	160	140	mA	3, 5, 44
REFRESH CURRENT: CBR Average power supply current (RAS, CAS Address Cycling: ¹RC = ¹RC [MIN])	lcc6	170	160	140	mA	3, 5
REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: CAS = 0.2V or CBR cycling; RAS = tRAS (MIN) to 300ns; WE, A0-A11 and DIN = Vcc - 0.2V (DIN may be left open); tRC = 125µs (1,024 rows at 125µs = 128ms)	lcc7	400	400	400	μА	3, 42
REFRESH CURRENT: SELF Average power supply current during SELF REFRESH: CBR cycle with RAS ≥ ¹RASS (MIN) and CAS held LOW; WE = Vcc - 0.2V; A0-A9 and Din = Vcc - 0.2V or 0.2V (Din may be left open)	lcc8	400	400	400	μА	5

DC OPERATING SPECIFICATIONS FOR 3.0/3.3V VERSION

(Notes: 1, 3, 4, 6, 7, 43) (0° C \leq T _A \leq 70°C; Vcc = 2.7V to 3.6V)			MAX			
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	Icc2	200	200	200	μА	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC [MIN])	lcc3	170	160	140	mA	3, 4, 44
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = VIL, CAS, Address Cycling: PC = PC [MIN]; CP, ASC = 10ns)	lcc4	130	120	110	mA	3, 4, 44
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = V _{IH} : ^t RC = ^t RC [MIN])	lcc5	170	160	140	mA	3, 4, 44
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC [MIN])	Icc6	170	160	140	mA	3, 4
REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: CAS = 0.2V or CBR cycling; RAS = [†] RAS (MIN) to 300ns; WE, A0-A11 and DIN = Vcc - 0.2V (DIN may be left open), [†] RC = 125µs (1,024 rows at 125µs = 128ms)	lcc7	400	400	400	μА	3, 42
REFRESH CURRENT: SELF Average power supply current during SELF REFRESH: CBR cycle with $\overline{RAS} \ge {}^{t}RASS$ (MIN) and \overline{CAS} held LOW; $\overline{WE} = Vcc - 0.2V$; A0-A9 and Din = Vcc - 0.2V or 0.2V (Din may be left open)	Iccs	400	400	400	μА	5

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A9	Ci1	5	рF	2
Input Capacitance: RAS, CAS/(CASL,CASH), (WEL, WEH)/ WE, OE	C ₁₂	7	pF	2
Input/Output Capacitance: DQ	Cio	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) $(0^{\circ}C \le T_{A} \le +70^{\circ}C)$

AC CHARACTERISTICS			-6		-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ-WRITE cycle time	^t RWC	155		180		200		ns	
FAST-PAGE-MODE	†PC	35		40		45		ns	35
READ or WRITE cycle time									
FAST-PAGE-MODE	^t PRWC	85	- "	95		100		ns	35
READ-WRITE cycle time									
Access time from RAS	†RAC		60		70		80	ns	14
Access time from CAS	†CAC		15		20		20	ns	15, 33
Output Enable	^t OE		15		15		15	ns	33
Access time from column-address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		35		40		45	ns	33
RAS pulse width	tRAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST-PAGE-MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	tRSH	15		20		20		ns	40
RAS precharge time	tRP	40		50		60		ns	
CAS pulse width	†CAS	15	100,000	20	100,000	20	100,000	ns	39
CAS hold time	¹CSH	60		70		80		ns	32
CAS precharge time	^t CPN	10		10		10		ns	16, 36
CAS precharge time (FAST-PAGE-MODE)	^t CP	10		10		10		ns	36
RAS to CAS delay time	tRCD	15	45	20	50	20	60	ns	17, 31
CAS to RAS precharge time	^t CRP	. 5		5		5		ns	32
Row-address setup time	†ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
RAS to column-	†RAD	15	30	15	35	15	40	ns	18
address delay time									
Column-address setup time	tASC	0		0		0		пѕ	31
Column-address hold time	^t CAH	10		15		15		ns	31
Column-address hold time	tAR.	50		55		60		ns	
(referenced to RAS)					'				
Column-address to	†RAL	30		35		40		ns	
RAS lead time									
Read command setup time	tRCS	0		0		0		ns	26, 31
Read command hold time	tRCH	0		0	T	0		ns	19, 26, 32
(referenced to CAS)									
Read command hold time	^t RRH	0		0		0		ns	19
(referenced to RAS)									
CAS to output in Low-Z	tCLZ	3		3		3		ns	33

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}C \le T_A \le +70^{\circ}C$)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	^t OFF	3	15	3	20	3	20	ns	20, 29, 33
WE command setup time	™CS	0		0		0_		ns	21, 26, 31
Write command hold time	₽WCH	10		15		15		ns	26, 40
Write command hold time (referenced to RAS)	WCR	45		55		60		ns	26
Write command pulse width	tWP	10		15		15		ns	26
Write command to RAS lead time	^t RWL	15		20		20		пѕ	26
Write command to CAS lead time	tCMT	15		20		20		ns	26, 32
Data-in setup time	tDS	0		0		0		ns	22, 33
Data-in hold time	tDH	10		15		15		ns	22, 33
Data-in hold time (referenced to RAS)	†DHR	45		55		60		ns	
RAS to WE delay time	tRWD	85		95		105		ns	21
Column-address to WE delay time	tAWD	55		60		65		ns	21
CAS to WE delay time	tCMD	40		45		45		ns	21, 31
Transition time (rise or fall)	ŀΤ	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	†REF		128		128		128	ms	28
RAS to CAS precharge time	tRPC	0		0		0		ns	
CAS setup time (CBR REFRESH)	tCSR	5		5		5		ns	5, 31
CAS hold time (CBR REFRESH)	†CHR	15		15		15		ns	5, 32
WE hold time (MASKED WRITE and CBR REFRESH)	™RH	15		15		15		ns	26, 27
WE setup time (CBR REFRESH)	†WRP	10		10		10		ns	26
WE setup time (MASKED WRITE)	twrs	10		10		10		ns	26, 27
OE setup prior to RAS during HIDDEN REFRESH cycle	¹ ORD	0		0		0		ns	
Output disable	QŌ	3	15	3	15	3	15	ns	29, 41
OE hold time from WE during READ-MODIFY-WRITE cycle	†OEH	15		15		15		ns	28
Last CAS going LOW to first CAS to return HIGH	(CLCH	10		10		10		ns	34
Mask data to RAS setup time	tMS	0		0		0		ns	26, 27
Mask data to RAS setup time	tMH.	15		15		15		ns	26, 27
RAS pulse width during SELF REFRESH cycle	†RASS	100		100		100		μѕ	46
RAS precharge time during SELF REFRESH cycle	tRPS	150		150		150		ns	46
CAS hold time during SELF REFRESH cycle	^t CHS	-70		-70		-70		ns	46
CAS LOW to "don't care" during SELF REFRESH cycle	tCHD	. 600		600		600		μs	29

WIDE DRAM

NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. V_{CC} = 5V or 3.0/3.3V $\pm 10\%$; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- 4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5ns$.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIH (or between VIH and VIH) in a monotonic manner.
- 11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
- 12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to one TTL gate and 50pF.
- 14. Assumes that ¹RCD < ¹RCD (MAX). If ¹RCD is greater than the maximum recommended value shown in this table, ¹RAC will increase by the amount that ¹RCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for ^tCPN.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, access time is controlled exclusively by ^tAA.

- Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol.*
- 21. ¹WCS, ¹RWD, ¹AWD and ¹CWD are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If ¹WCS ≥ ¹WCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ¹RWD ≥ ¹RWD (MIN), ¹AWD ≥ ¹AWD (MIN) and ¹CWD ≥ ¹CWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS or OE goes back to VIH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE-controlled) cycle.
- 22. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, LATE-WRITE and READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HICH
- 25. All other inputs at Vcc -0.2V.
- Write command is defined as either WEL or WEH or both going LOW on the MT4C1M16C6/7 S. Write command is defined as WE going LOW on the MT4C1M16C3/5 S.
- 27. MT4C1M16C5/7 S only.
- 28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS remains LOW and OE is taken back LOW after ^tOEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
- 29. The DQs open during READ cycles once ^tOD or ^tOFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.


^{*}The 3ns minimum is a parameter guaranteed by design.

NOTES (continued)


- 30. Notes 31 through 41 apply to MT4C1M16C3/5 S only.
- 31. The first CASx edge to transition LOW.
- 32. The last CASx edge to transition HIGH.
- Output parameter (DQx) is referenced to corresponding CAS input; DQ1-DQ8 by CASL and DQ9-DQ16 by CASH.
- 34. Last falling \overline{CASx} edge to first rising \overline{CASx} edge.
- Last rising CASx edge to next cycle's last rising CASx edge.
- 36. Last rising \overline{CASx} edge to first falling \overline{CASx} edge.
- 37. First DQs controlled by the first \overline{CASx} to go LOW.
- 38. Last DQs controlled by the last CASx to go HIGH.
- 39. Each CASx must meet minimum pulse width.
- 40. Last CASx to go LOW.
- 41. All DQs controlled, regardless CASL and CASH.

- 42. BBU current is reduced as ^tRAS is reduced from its maximum specification during BBU cycle.
- 43. The 5V version is restricted to operate between 4.5 V and 5.5V only.
- 44. The 3.0/3.3V version is restricted to operate between 2.7 V and 3.6V only. The -6 speed version is only valid for Vcc = 3.0V to 3.6 V whereas the -7 and -8 speed versions are valid for Vcc = 2.7V to 3.6V.
- 45. Column-address changed once while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.
- 46. When exiting the SELF REFRESH mode, a complete set of row refreshes should be executed in order to ensure that the DRAM will be fully refreshed. Alternatively, distributed refreshes may be utilized, provided CBR refreshes are employed.

READ CYCLE




EARLY-WRITE CYCLE




NOTE:

1. Applies to MT4C1M16C5 S and MT4C1M16C7 S only. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE (WE LOW at RAS time). WEL, WEH and DQ inputs on MT4C1M16C3 S and MT4C1M16C6 S are "don't care" at RAS time.

READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




NOTE:

1. Applies to MT4C1M16C5 S and MT4C1M16C7 S only. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE (WE LOW at RAS time). WEL, WEH and DQ inputs on MT4C1M16C3 S and MT4C1M16C6 S are "don't care" at RAS time.

FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)



NOTE:


1. Applies to MT4C1M16C5 S and MT4C1M16C7 S only. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE (WE LOW at RAS time). WEL, WEH and DQ inputs on MT4C1M16C3 S and MT4C1M16C6 S are "don't care" at RAS time.

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to High-Z; that is completion of ¹OFF. ¹CPP is equal to ¹OFF + ¹DS(MIN) + guardband between data-out and driving new data-in.


CBR REFRESH CYCLE (A0-A9, OE = DON'T CARE)



BBU REFRESH CYCLE (A0-A9, OE = DON'T CARE)




SELF REFRESH CYCLE ("SLEEP MODE") (A0-A9, OE = DON'T CARE)




NOTE:

- 1. Once ^tRASS (MIN) is met and RAS remains LOW, the DRAM will enter SELF REFRESH mode.
- 2. Once ^tRPS is satisfied, a compete burst of all rows should be executed.

RAS-ONLY REFRESH CYCLE (ADDR = A0-A9, OE; WEL, WEH or WE = DON'T CARE)



HIDDEN REFRESH CYCLE 24 (WEL, WEH or WE = HIGH; OE = LOW)



₩ UNDEFINED