SDAS231A - JUNE 1984 - REVISED AUGUST 1995

- Functionally Equivalent to AMD's AM29823 and AM29824
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce dc Loading Effects
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

#### description

These 9-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing, and working registers.


With the clock-enable ( $\overline{\text{CLKEN}}$ ) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock (CLK) input. Taking  $\overline{\text{CLKEN}}$  high disables the clock buffer, latching the outputs. The SN54AS823A and SN74AS823A have noninverting data (D) inputs and the SN74AS824A has inverting ( $\overline{\text{D}}$ ) inputs. Taking the clear ( $\overline{\text{CLR}}$ ) input low causes the nine Q outputs to go low independently of the clock.

A buffered output-enable  $(\overline{OE})$  input can be used to place the nine outputs in either a normal logic state (high or low logic level) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AS823A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS823A and SN74AS824A are characterized for operation from 0°C to 70°C.


#### SN54AS823A . . . JT PACKAGE SN74AS823A . . . DW OR NT PACKAGE (TOP VIEW)



## SN54AS823A . . . FK PACKAGE (TOP VIEW)



SN74AS824A . . . DW OR NT PACKAGE (TOP VIEW)



NC - No internal connection

#### **Function Tables**


#### SN54AS823A, SN74AS823A (each flip-flop)

		INPUTS			OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	Х	Χ	Χ	L
L	Н	L	$\uparrow$	Н	Н
L	Н	L	$\uparrow$	L	L
L	Н	Н	Χ	Χ	Q <sub>0</sub>
Н	Χ	X	Χ	Χ	Z

# SN74AS824A (each flip-flop)

		INPUTS			OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	Х	Χ	Х	L
L	Н	L	$\uparrow$	Н	L
L	Н	L	$\uparrow$	L	Н
L	Н	Н	Χ	Χ	Q <sub>0</sub>
Н	Χ	X	X	X	Z


### logic symbols†




† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



### logic diagrams (positive logic)



To Eight Other Channels



Pin numbers shown are for the DW, JT, and NT packages.

## SN54AS823A, SN74AS823A, SN74AS824A 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS231A - JUNE 1984 - REVISED AUGUST 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	7 V
Voltage applied to a disabled 3-state output	
Operating free-air temperature range, T <sub>A</sub> : SN54AS823A	-55°C to 125°C
SN74AS823A, SN74AS824A	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			SN	54AS82	3A	SN SN	UNIT			
			MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
$V_{IH}$	High-level input voltage		2			2			V	
VIL	Low-level input voltage			0.8			0.8	V		
ІОН	High-level output current			-24			-24	mA		
loL	Low-level output current				32			48	mA	
4 *	Pulse duration	CLR low	7.5			6.5			no	
t <sub>W</sub> *	Fulse duration	CLK high or low	9.5			8			ns	
		CLR high	8			8				
t <sub>su</sub> *	Setup time before CLK↑	Data	7			6			ns	
		CLKEN high or low	8.5			7.5				
t <sub>h</sub> *	Hold time after CLK↑	CLKEN low	0			0			ns	
TA	Operating free-air temperature	·	-55		125	0		70	°C	

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

SDAS231A - JUNE 1984 - REVISED AUGUST 1995

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P.	ARAMETER	TEST CO	ONDITIONS	SN	54AS82	ЗА		74AS823 74AS824	-	UNIT	
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX		
VIK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2	)		VCC -2	2			
Vон		V45V	$I_{OH} = -15 \text{ mA}$	2.4	3.2		2.4	3.2		V	
		V <sub>CC</sub> = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				
VOL		V00 - 45 V	I <sub>OL</sub> = 32 mA		0.3	0.5				V	
		VCC = 4.5 V	I <sub>OL</sub> = 48 mA					0.35	0.5	V	
lozh		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V			50			50	μΑ	
I <sub>OZL</sub>		$V_{CC} = 5.5 \text{ V},$	$V_{I} = 0.4 V$			-50			-50	μΑ	
II		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
lіН		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ	
IIL		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.5			-0.5	mA	
I <sub>O</sub> ‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA	
			Outputs high		49	80		49	80		
	SN54AS823A, SN74AS823A	V <sub>CC</sub> = 5.5 V	Outputs low		61	100		61	100		
	ON 4700207		Outputs disabled		64	103		64	103	^	
Icc			Outputs high		49	80		49	80	mA	
	SN74AS824A	V <sub>CC</sub> = 5.5 V	Outputs low		61	100		61	100		
			Outputs disabled		64	103		64	103		

### switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2	$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, R1 = 500 Ω, R2 = 500 Ω, $T_A$ = MIN to MAX§					
	,	, ,	SN54A	S823A	SN74A				
			MIN	MAX	MIN	MAX			
t <sub>PLH</sub>	CLK	Any	3.5	9	3.5	7.5	ns		
<sup>t</sup> PHL		Any Q	3.5	14	3.5	13	113		
<sup>t</sup> PHL	CLR	Any Q	3.5	16.5	3.5	15.5	ns		
<sup>t</sup> PZH	<u></u>	A-111 O	4	12	4	11	ns		
tPZL	ŌĒ	Any Q	4	13	4	12			
<sup>t</sup> PHZ	ŌĒ	Any Q	1	10	1	8	ns		
t <sub>PLZ</sub>	OE .	Ally Q	1	10	1.5	8			

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
  - D. All input pulses have the following characteristics:  $PRR \le 1$  MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
  - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Product Folder: SN54AS823A, 9-Bit Bus Interface Flip-Flops With 3-State Outputs

Contact Us	Buy ⊿	About TI 🗸	TI Worldwide	my.TI			Search	: Advanced Search
			Products 4	Appli	ications.	Support 4	Keyword	
							Part Number	

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG APPLICATION NOTES | USER GUIDES | MORE LITERATURE

PRODUCT SUPPORT: TRAINING

#### SN54AS823A, 9-Bit Bus Interface Flip-Flops With 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	<u>SN74AS823A</u>
Voltage Nodes (V)	5
Vcc range (V)	4.5 to 5.5
Input Level	TTL
Output Level	TTL
Output Drive (mA)	-24/48
No. of Outputs	9
Static Current	90
th (ns)	0
tpd max (ns)	13
tsu (ns)	6
Logic	True

FEATURES ▲Back to Top

- · Functionally Equivalent to AMD's AM29823 and AM29824
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce dc Loading Effects
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

DESCRIPTION ABack to Top

These 9-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing, and working registers.

With the clock-enable ( CLKEN ) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock (CLK) input. Taking CLKEN high disables the clock buffer, latching the outputs. The SN54AS823A and SN74AS823A have noninverting data (D) inputs and the SN74AS824A has inverting (D\) inputs. Taking the clear (CLR) input low causes the nine Q outputs to go

latching the outputs. The SN54AS823A and SN74AS823A have noninverting data (D) inputs and the SN74AS824A has inverting (D\) inputs. Taking the clear (GLH) input low causes the nine Q outputs to go low independently of the clock.

A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high or low logic level) or the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AS823A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS823A and SN74AS824A are characterized for operation from 0°C to 70°C.

Product Folder: SN54AS823A, 9-Bit Bus Interface Flip-Flops With 3-State Outputs

TECHNICAL DOCUMENTS ▲Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET ▲Back to Top

Full datasheet in Acrobat PDF: sn54as823a.pdf (112 KB,Rev.A) (Updated: 08/01/1995)

**APPLICATION NOTES** ▲Back to Top

View Application Notes for Digital Logic

- Advanced Schottky (ALS and AS) Logic Families (SDAA010 Updated: 08/01/1995)
- Advanced Schottky Load Management (SDYA016 Updated: 02/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- TI IBIS File Creation, Validation, and Distribution Processes (SZZA034 Updated: 08/29/2002)
- Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh (Rev. A) (SZZA036A Updated: 02/27/2003)

#### MORE LITERATURE ▲Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 387 KB Updated: 08/19/2002)
- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- Military Brief (SGYN138, 803 KB Updated: 10/10/2000)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)
- Palladium Lead Finish User's Manual (SDYV001, 2041 KB Updated: 11/01/1996)
- QML Class V Space Products Military Brief (Rev. A) (SGZN001A, 257 KB Updated: 10/07/2002)

**USER GUIDES** ▲Back to Top

LOGIC Pocket Data Book (SCYD013, 4837 KB - Updated: 12/05/2002)

PRICING/AV	AILABILITY	/PKG											
<b>DEVICE INFOR</b> Updated Daily	MATION					TI INVENTORY STATUS As Of 09:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 09:00 AM GMT, 17 Apr 2003				
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE   PINS	TEMP (°C)	DSCC NUMBER	PRODUCT CONTENT	BUDGETARY PRICING QTY   \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY   DATE	LEAD TIME	DISTRIBUTOR COMPANY   REGION	IN STOCK	PURCHASE
5962- 89525013A	ACTIVE	LCCC (FK)   28	-55 TO 125		View Contents	1KU   14.29	1	<u>117</u> *	4331   20 May	8 WKS	None Reported <u>View Distributors</u>		
									>10k   27 May				
5962- 8952501KA	ACTIVE	<u>CFP</u> (W)   24	-55 TO 125		View Contents	1KU   13.21	1	<u>0</u> *	>10k   20 May	8 WKS	Rochester Electronics   Americas	78	BUY NOW
5962- 8952501LA	ACTIVE	<u>CDIP</u> (JT)   24	-55 TO 125		View Contents	1KU   6.88	1	<u>37</u> *	>10k   20 May	8 WKS	None Reported <u>View Distributors</u>		
SN54AS823AJT	ACTIVE	<u>CDIP</u> ( <u>JT)</u>   24	-55 TO 125		View Contents	1KU   5.79	1	<u>0</u> *	>10k   20 May	8 WKS	None Reported <u>View Distributors</u>		

Product Folder: SN54AS823A, 9-Bit Bus Interface Flip-Flops With 3-State Outputs

						•							
SNJ54AS823AFK	ACTIVE	LCCC (FK)	28	-55 TO 125	5962- 89525013A	View Contents	1KU   14.29	1	<u>0</u> *	3536   20 May	8 WKS	None Reported View Distributors	
										>10k   27 May			
SNJ54AS823AJT	ACTIVE	CDIP (JT)	24	-55 TO 125	5962- 8952501LA	View Contents	1KU   6.88	1	<u>0</u> *	>10k   20 May	8 WKS	None Reported <u>View Distributors</u>	
SNJ54AS823AW	OBSOLETE	CFP (W)	24	-55 TO 125	5962- 8952501KA	View Contents	1KU		<u>0</u> *	>10k   20 May	8 WKS	None Reported View Distributors	

Table Data Updated on: 4/17/2003

 $\underline{Products} \mid \underline{Applications} \mid \underline{Support} \mid \underline{my.TI}$ 

Trademarks | Privacy Policy | Terms of Use