### TPS3613-01 ADJUSTABLE BATTERY-BACKUP SUPERVISOR FOR RAM RETENTION SLVS340 – DECEMBER 2000

- Supply Current of 40 μA (Max)
- Battery Supply Current of 100 nA (Max)
- Supply Voltage Supervision Range:
  Adjustable
  - Other Versions Available on Request
- Backup-Battery Voltage Can Exceed V<sub>DD</sub>
- Power-On Reset Generator With Fixed 100-ms Reset Delay Time
- Active-High and Active-Low Reset Output
- Chip-Enable Gating . . . 3 ns (at V<sub>DD</sub> = 5 V) Max Propagation Delay
- 10-Pin MSOP Package

typical operating circuit


• Temperature Range . . . –40°C to 85°C


### description

The TPS3613-01 supervisory circuit monitors and controls processor activity by providing backupbattery switchover for data retention of CMOS RAM.

#### typical applications

- Fax Machines
- Set-Top Boxes
- Advanced Voice Mail Systems
- Portable Battery Powered Equipment
- Computer Equipment
- Advanced Modems
- Automotive Systems
- Portable Long-Time Monitoring Equipment
- Point of Sale Equipment







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

1

SLVS340 - DECEMBER 2000

### description (continued)

During power on,  $\overline{\text{RESET}}$  is asserted when the supply voltage (V<sub>DD</sub> or V<sub>Bat</sub>) becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors  $V_{DD}$  and keeps RESET output active as long as  $V_{DD}$  remains below the threshold voltage VIT. An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after VDD has risen above the threshold voltage VIT.


When the supply voltage drops below the threshold voltage VIT, the output becomes active (low) again.

The TPS3613-01 is available in a 10-pin MSOP package and is characterized for operation over a temperature range of -40°C to 85°C.

Т <sub>А</sub>	DEVICE	DEVICE NAME MARI					
–40°C to 85°C	TPS3613-01DGSR <sup>†</sup>	TPS3613-01DGST <sup>‡</sup>	AFK				
The DCCD pageive indicates tang and real of 2500 parts							

The DGSR passive indicates tape and reel of 2500 parts.

### ordering information application specific versions<sup>§</sup>



DEVICE NAME	NOMINAL VOLTAGE, V <sub>NOM</sub>
TPS3613x01 DGS	Adjustable
TPS3613x18 DGS <sup>‡</sup>	1.8 V
TPS3613x25 DGS <sup>‡</sup>	2.5 V
TPS3613x30 DGS <sup>‡</sup>	3.0 V
TPS3613x33 DGS <sup>‡</sup>	3.3 V
TPS3613x50 DGS <sup>‡</sup>	5.0 V

<sup>‡</sup> For the application specific versions please contact the local TI sales office for availability and lead-time.


SENSE > V <sub>IT</sub>	V <sub>DD</sub> > V <sub>BAT</sub>	MR	CEIN	VOUT	RESET	RESET	CEOUT				
0	0	0	0	VBAT	0	1	DIS				
0	0	0	1	VBAT	0	1	DIS				
0	0	1	0	VBAT	0	1	DIS				
0	0	1	1	VBAT	0	1	DIS				
0	1	0	0	V <sub>DD</sub>	0	1	DIS				
0	1	0	1	V <sub>DD</sub>	0	1	DIS				
0	1	1	0	V <sub>DD</sub>	0	1	DIS				
0	1	1	1	V <sub>DD</sub>	0	1	DIS				
1	0	0	0	V <sub>DD</sub>	0	1	DIS				
1	0	0	1	V <sub>DD</sub>	0	1	DIS				
1	0	1	0	V <sub>DD</sub>	1	0	0				
1	0	1	1	V <sub>DD</sub>	1	0	1				
1	1	0	0	V <sub>DD</sub>	0	1	DIS				
1	1	0	1	V <sub>DD</sub>	0	1	DIS				
1	1	1	0	V <sub>DD</sub>	1	0	0				
1	1	1	1	V <sub>DD</sub>	1	0	1				

**FUNCTION TABLE** 


### functional schematic

# **TPS3613-01** ADJUSTABLE BATTERY-BACKUP SUPERVISOR FOR RAM RETENTION SLVS340 – DECEMBER 2000





timing diagram



**Terminal Functions** 




SLVS340 - DECEMBER 2000

TERMI	NAL	I/O	DESCRIPTION				
NAME	NO.						
CEIN	5	Ι	Chip-enable input				
CEOUT	6	0	Chip-enable output				
GND	3	Ι	Ground				
MR	4	Ι	Manual reset input				
RESET	7	0	Active-high reset output				
RESET	9	0	Active-low reset output				
SENSE	8	Ι	Adjustable sense input				
VBAT	10	I	Backup-battery input				
V <sub>DD</sub>	2	Ι	Input supply voltage				
VOUT	1	0	Supply output				

## detailed description

### backup-battery switchover

In case of a brownout or power failure, it may be necessary to preserve the contents of RAM. If a backup battery is installed at  $V_{BAT}$ , the device automatically switches the connected RAM to backup power when  $V_{DD}$  fails. In order to allow the backup battery (e.g., 3.6-V lithium cells) to have a higher voltage than VDD, these supervisors will not connect V<sub>BAT</sub> to V<sub>OUT</sub> when V<sub>BAT</sub> is greater than V<sub>DD</sub>. V<sub>BAT</sub> only connects to V<sub>OUT</sub> (through a 15- $\Omega$ switch) when V<sub>DD</sub> falls below V<sub>IT</sub> and V<sub>BAT</sub> is greater than V<sub>DD</sub>. When V<sub>DD</sub> recovers, switchover is deferred either until  $V_{DD}$  crosses  $V_{BAT}$ , or when  $V_{DD}$  rises above the reset threshold  $V_{IT}$ .  $V_{OUT}$  will connect to  $V_{DD}$  through a 1- $\Omega$  (max) PMOS switch when V<sub>DD</sub> crosses the reset threshold.



VBAT – Backup-Battery Supply Voltage

Figure 1. V<sub>DD</sub> – V<sub>BAT</sub> Switchover



### detailed description (continued)

### chip-enable signal gating

The internal gating of chip-enable (CE) signals prevents erroneous data from corrupting CMOS RAM during an under-voltage condition. The TPS3613 use a series transmission gate from CEIN to CEOUT. During normal operation (reset not asserted), the CE transmission gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short CE propagation delay from CEIN to CEOUT enables the TPS3613 device to be used with most processors.

### chip-enable signal gating (continued)

The CE transmission gate is disabled and  $\overline{\text{CEIN}}$  is high impedance (disable mode) while reset is asserted. During a power-down sequence when V<sub>DD</sub> crosses the reset threshold, the CE transmission gate will be disabled and  $\overline{\text{CEIN}}$  immediately becomes high impedance if the voltage at  $\overline{\text{CEIN}}$  is high. If  $\overline{\text{CEIN}}$  is low when reset is asserted, the CE transmission gate will be disabled same time when  $\overline{\text{CEIN}}$  goes high, or 10 µs after reset asserts, whichever occurs first. This will allow the current write cycle to complete during power down. When the CE transmission gate is enabled, the impedance of  $\overline{\text{CEIN}}$  appears as a resistor in series with the load at  $\overline{\text{CEOUT}}$ . The overall device propagation delay through the CE transmission gate depends on V<sub>OUT</sub>, the source impedance of the drive connected to  $\overline{\text{CEIN}}$ , and the load at  $\overline{\text{CEOUT}}$ . To achieve minimum propagation delay, the capacitive load at  $\overline{\text{CEOUT}}$  should be minimized, and a low-output-impedance driver is used.

In the disabled mode, the transmission gate is off and an active pullup connects CEOUT to V<sub>OUT</sub>. This pullup turns off when the transmission gate is enabled.





Figure 2. Chip-Enable Timing



SLVS340 - DECEMBER 2000

## detailed description (continued)



 $^{\dagger}\text{C}_{I}\,$  Includes load capacitance and scope probe capacitance.

Figure 3. CE Propagation Delay Test Circuit

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note1)	
All other pins (see Note 1)	
Continuous output current at V <sub>OUT</sub> , I <sub>O</sub>	400 mA
Continuous output current (all other pins), IO	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	40°C to 85°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t=1000h continuously.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
DGS	424 mW	3.4 mW/°C	271 mW	220 mW



SLVS340 - DECEMBER 2000

## recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	1.65	5.5	V
Battery supply voltage, VBAT	1.5	5.5	V
Input voltage, VI	0	V <sub>DD</sub> + 0.3	V
High-level input voltage, VIH	0.7 x V <sub>DD</sub>		V
Low-level input voltage, VIL		0.3 x V <sub>DD</sub>	V
Continuous output current at VOUT, IO		300	mA
Input transition rise and fall rate at $\overline{\text{MR}}$ , $\Delta t / \Delta V$		100	ns/V
Slew rate at V <sub>DD</sub> or V <sub>bat</sub>		1	V/µs
Operating free-air temperature range, TA	-40	85	°C

## electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
			V <sub>DD</sub> = 1.8 V I <sub>OH</sub> = -400 μA	V <sub>DD</sub> – 0.2 V				
V <sub>OH</sub> High-le		RESET	$V_{DD} = 3.3 \text{ V},  I_{OH} = -2 \text{ mA}$ $V_{DD} = 5 \text{ V},  I_{OH} = -3 \text{ mA}$	V <sub>DD</sub> – 0.4 V				
			V <sub>DD</sub> = 1.8 V, I <sub>OH</sub> = -20 μA	V <sub>DD</sub> – 0.3 V				
	High-level output voltage	RESET	$V_{DD} = 3.3 \text{ V},  I_{OH} = -80 \mu\text{A}$ $V_{DD} = 5 V,  I_{OH} = -120 \mu\text{A}$	V <sub>DD</sub> – 0.4 V			V	
		CEOUT	$V_{OUT} = 1.8 V, I_{OH} = -1 mA$	V <sub>OUT</sub> – 0.2 V				
		Enable mode CEIN = V <sub>OUT</sub>	$V_{OUT} = 3.3 \text{ V}, I_{OH} = -2.0 \text{ mA}$ $V_{OUT} = 5 \text{ V}, I_{OH} = -5.0 \text{ mA}$	V <sub>OUT</sub> – 0.3 V				
		CEOUT Disable mode	V <sub>OUT</sub> = 3.3 V, I <sub>OH</sub> = -0.5 mA	V <sub>OUT</sub> – 0.4 V				
	Low-level output voltage	RESET	$V_{DD} = 1.8 \text{ V},  I_{OL} = 400 \mu\text{A}$			0.2		
		RESET	$V_{DD} = 3.3 V$ , $I_{OL} = 2.0 mA$ $V_{DD} = 5 V$ , $I_{OL} = 3.0 mA$			0.4	v	
VOL		CEOUT	V <sub>OUT</sub> = 1.8 V, I <sub>OL</sub> = 1.0 mA			0.2	v	
		Enable mode CEIN = 0 V	V <sub>OUT</sub> = 3.3 V, I <sub>OL</sub> = 2 mA V <sub>OUT</sub> = 5 V, I <sub>OL</sub> = 5 mA			0.3		
V <sub>res</sub>	Power-up reset voltage (se	ee Note 2)	$V_{DD} > 1.1 V \text{ or } V_{BAT} > 1.1 V,$ $I_{OL} = 20 \mu\text{A}$			0.4	V	
			I <sub>OUT</sub> = -8.5 mA, V <sub>DD</sub> = 1.8 V, V <sub>BAT</sub> = 0 V	V <sub>DD</sub> – 50 mV				
Vout	Normal mode		I <sub>OUT</sub> = -125 mA V <sub>DD</sub> = 3.3 V, V <sub>BAT</sub> = 0 V	V <sub>DD</sub> – 150 mV				
				V <sub>DD</sub> – 200 mV			V	
	Detten / heel/up mede	Battery-backup mode		V <sub>BAT</sub> – 20 mV				
	Battery-backup mode			V <sub>BAT</sub> – 113 mV				

NOTE 2: The lowest supply voltage at which  $\overline{\text{RESET}}$  becomes active.  $t_{r,(VDD)} \ge 15 \,\mu\text{s/V}$ .



SLVS340 - DECEMBER 2000

### electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
D	V <sub>DD</sub> to V <sub>OUT</sub> on-resistance		$V_{DD} = 5 V$		0.6	1	Ω	
R <sub>DS</sub> (on)	VBAT to VOUT on-resistant	ce	V <sub>BAT</sub> = 3.3 V		8	MAX 1 15 1.17 -76 -255 25 40 40 0.1 0.5 ±1	12	
VIT	Negative-going input thresh	old voltage (see Note 3)		1.13	1.15	1.17	V	
	l hustorosia	Sense	1.1 V < V <sub>IT</sub> < 1.65 V		12			
V <sub>hys</sub>	Hysteresis	V <sub>BSW</sub> (see Note 4)	VDD = 1.8 V		55	1 15 1.17 -76 -255 25 40 40 0.1 0.5	mV	
IIН	High-level input current	MR	$\overline{MR} = 0.7 \times V_{DD}, V_{DD} = 5.0 V$	-33		-76		
Ι <sub>Ι</sub>	Low-level input current		MR = 0 V, V <sub>DD</sub> = 5.0 V	-110		-255	μA	
lj	Input current	SENSE	V <sub>DD</sub> = 1.15 V	-25		25	nA	
<b>I</b> = =		·	V <sub>OUT</sub> = V <sub>DD</sub>			40		
IDD	V <sub>DD</sub> supply current		V <sub>OUT</sub> = V <sub>BAT</sub>			40	μA	
In			V <sub>OUT</sub> = V <sub>DD</sub>	-0.1		0.1		
IBAT	VBAT supply current		V <sub>OUT</sub> = V <sub>BAT</sub>			0.5	μA	
l <sub>lkg</sub>	CEIN leakage current		Disable mode, V <sub>I</sub> < V <sub>DD</sub>			±1	μA	
Ci	Input capacitance		$V_{I} = 0 V \text{ to } 5 V$		5		pF	

NOTES: 3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μF) should be placed near to the supply terminals. 4. For V<sub>DD</sub> < 1.6 V, V<sub>OUT</sub> switches to V<sub>BAT</sub> regardless of V<sub>BAT</sub>

## timing requirements at RL = 1 MΩ, CL = 50 pF, TA = –40°C to 85°C

PARAMETER TEST CONDITIONS			MIN	TYP	MAX	UNIT	
	t <sub>w</sub> Pulse width	SENSE	$V_{IH} = V_{IT} + 0.2 V,$ $V_{IL} = V_{IT} - 0.2 V$	6			μs
τw		MR	$V_{SENSE} > V_{IT} + 0.2 V$ $V_{IL} = 0.3 \times V_{DD}$ , $V_{IH} = 0.7 \times V_{DD}$	100			ns

## switching characteristics at R<sub>L</sub> = 1 MΩ, C<sub>L</sub>= 50 pF, T<sub>A</sub> = -40°C to 85°C

	PARAM	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d</sub>	Delay time		$\frac{V_{SENSE} \ge V_{IT} + 0.2 \text{ V},}{MR \ge 0.7 \text{ x } V_{DD},}$ See timing diagram	60	100	140	ms
		50% RESET to 50% CEOUT	$V_{OUT} = V_{IT}$		15		
touu	Propagation (delay) time,				2	5	μs
<sup>t</sup> PLH	WLH low-to-high-level output		$V_{SENSE} \ge V_{IT} + 0.2 \text{ V},$ $V_{IL} = 0.3 \times V_{DD},$ $V_{IH} = 0.7 \times V_{DD}$		0.1	1	μσ
		50% $\overline{\text{CEIN}}$ to 50% $\overline{\text{CEOUT}}$ , C <sub>1</sub> = 50 pF only (see Figure 3)	V <sub>DD</sub> = 1.8 V		5	15	
		(see Note 5) 50% CEIN to 50% CEOUT,	V <sub>DD</sub> = 3.3 V		1.6	140 5 1	ns
<sup>t</sup> PHL	Propagation (delay) time,	C <sub>L</sub> = 50 pF only (see Figure 3) (see Note 5)	$V_{DD} = 5 V$		1	3	
PAL	high-to-low-level output	SENSE to RESET	$V_{IL} = V_{IT} - 0.2 \text{ V},$ $V_{IH} = V_{IT} + 0.2 \text{ V}$		2	5	μs
	Delay time $\overline{MR} \ge 0.7 \times V_{DD}$ , See timing diagram60Propagation (delay) time, low-to-high-level output $50\% \overline{RESET}$ to $50\% \overline{CEOUT}$ $V_{OUT} = V_{IT}$ $\overline{V}$ SENSE to RESET $V_{IL} = V_{IT} - 0.2 V$ , $V_{IH} = V_{IT} + 0.2 V$ $\overline{V}$ SENSE $\ge V_{IT} + 0.2 V$ , $V_{IL} = 0.3 \times V_{DD}$ , $V_{IH} = 0.7 \times V_{DD}$ $\overline{V}$ SENSE $\ge V_{IT} + 0.2 V$ , $V_{IL} = 0.3 \times V_{DD}$ , $V_{IH} = 0.7 \times V_{DD}$ $\overline{V}$ Propagation (delay) time, high-to-low-level output $50\% \overline{CEIN}$ to $50\% \overline{CEOUT}$ , $C_L = 50 \text{ pF only (see Figure 3)}$ $(see Note 5)$ $50\% \overline{CEIN}$ to $50\% \overline{CEOUT}$ , $C_L = 50 \text{ pF only (see Figure 3)}$ $(see Note 5)$ $V_{DD} = 1.8 V$ $V_{DD} = 3.3 V$ $V_{DD} = 5 V$ $V_{DD} = 5 V$ $V_{DD} = 5 V$ SENSE to $\overline{RESET}$ $V_{IL} = V_{IT} - 0.2 V$ ,	0.1	1	μs			
	Transition time	V <sub>DD</sub> to V <sub>BAT</sub>	$V_{IL} = V_{BAT} - 0.2 V,$			3	μs

NOTE 5: Assured by design




SLVS340 – DECEMBER 2000

MECHANICAL DATA

## DGS (S-PDSO-G10)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated