

SRAM

256K x 4 SRAM

LOW VOLTAGE WITH OUTPUT ENABLE

FEATURES

- All I/O pins are 5V tolerant
- High speed: 15, 17, 20 and 25ns
- High-performance, low-power, CMOS double-metal process
- Single +3.3V ±0.3V power supply
- Easy memory expansion with CE and OE options
- All inputs and outputs are TTL-compatible
- Fast \overrightarrow{OE} access time: 6, 7 and 8ns
- · Complies to JEDEC low-voltage TTL standards

OPTIONS	MARKING
Timing	
15ns access	-15
17ns access	-17
20ns access	-20
25ns access	-25
• Packages Plastic DIP (400 mil)	None
Plastic SOJ (400 mil)	DJ
• 2V data retention (optional)	L
• 2V data retention, low power (optional	l) LP
• Temperature Commercial (0°C to +70°C)	None

NOTE. Not all combinations of speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

Part Number Example: MT5LC1005DJ-15 LP

GENERAL DESCRIPTION

The MT5LC1005 is organized as a 262,144 x 4 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH while output enable (\overline{OE}) and \overline{CE} are LOW. The device offers a reduced power stand-

28-Pin DIP (SA-5)		28-Pin SOJ (SD-3)				
A7 [] 1 A8 [2 A9 [3 A10 [4 A11 [5 A12 [6 A13 [7 A14 [8 A15 [9 A16 [10 CE [12 OE [13 Vss [14	28 Vcc 27 A6 26 A5 25 A4 24 A3 23 A2 22 A1 21 A0 20 NC 19 DQ4 18 DQ3 17 DQ2 16 DQ1 15 WE	A7 [1 A8 [2 A9 [3 A10 [4 A11 [5 A13 [7 A14 [8 A15 [9 A16 [10 A17 [11 CE [12 CE [12 CE [13 Vss [14 A14 [14 A15 [14	28 D Vcc 27 D A6 26 D A5 25 D A4 24 D A3 23 D A2 22 D A1 21 D A0 20 D NC 19 D D04 18 D D03 17 D D02 16 D D01 15 D WE			


by mode when disabled. This allows system designers to meet low standby power requirements.

The "LP" version provides a reduction in both CMOS standby current (ISB2) and TTL standby current (ISB1) over the standard part. This is achieved through the use of gated inputs on the WE, OE and address lines, which also facilitates the design of battery-backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible. These 3.3V devices are ideal for 3.3V-only and mixed 3.3V and 5V systems. All input pins and bidirectional pins are 5V-tolerant, meaning that 5V devices can directly drive these devices without increased current or any damaging effects. Refer to Technical Note TN-05-16 for further information.

MT5LC1005 Rev 11/94

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

6111549 0010355 319

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE

MT5LC1005 256K x 4 SRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to	Vss0.5V to +4.6V
Vin	
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	5.5	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-1	1	μА	
Output Leakage Current	Output(s) disabled 0V ≤ Voυτ ≤ Vcc	ILo	-1	1	μА	
Output High Voltage	loн = -4.0mA	Vон	2.4	***	٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	3.0	3.6	V	1

			M								
DESCRIPTION	CONDITIONS	SYM	VER	TYP	-15	-17	-20	-25	UNITS	NOTES	
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX outputs open f = MAX = 1/RC	lcc	ALL	70	155	145	135	125	mA	3, 13	
Power Supply Current: Standby	CE ≥ V _{IH} ; V _{CC} = MAX outputs open	ISB1	STD, L	20	45	40	35	30	mA	13	
Ourrent. Otanaby	f = MAX = 1/RC		1581	1951	LP	1.5	3	3	3	3	mA
	CE ≥ Vcc - 0.2V; Vcc = MAX	ISB2	STD, L	1.0	3	3	3	3	mA	13	
	Vin ≥ Vcc - 0.2V or Vin ≤ Vss + 0.2V		LP	0.7	1.5	1.5	1.5	1.5	mA		

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	6	pF	4
Output Capacitance	Vcc = 3.3V	Co	6	pF	4

MT5LC1005 Rev 11/94



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13, 15) $(0^{\circ}C \le T_A \le 70^{\circ}C)$

		-1	15	-1	17	-2	20	-2	25		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTE
READ Cycle									,	_	
READ cycle time	tRC	15		17		20		25		ns	
Address access time	¹AA		15		17		20		25	ns	
Chip Enable access time	tACE		15		17		20		25	ns	ļ
Output hold from address change	₩	3		3		3	L	5		ns	
Chip Enable to output in Low-Z	^t LZCE	5		5		5		5		ns	7
Chip disable to output in High-Z	tHZCE		6		7		8		10	ns	6, 7
Chip Enable to power-up time	^t PU	0		0	<u> </u>	0		0		ns	<u> </u>
Chip disable to power-down time	tPD		15		17	<u> </u>	20_	<u> </u>	25	ns	<u> </u>
Output Enable access time	†AOE		6		6		7		8	ns	<u></u>
Output Enable to output in Low-Z	¹LZOE	0		0	Ì	0	ļ	0	L	пѕ	
Output disable to output in High-Z	¹HZOE		6		6	L	7	<u> </u>	8	ns	6
WRITE Cycle											
WRITE cycle time	tWC	15		17	l	20		25		ns	
Chip Enable to end of write	tCW	10		12	l	12		15		ns	<u> </u>
Address valid to end of write	^t AW	10	İ	12	l	12		15		ns	ļ
Address setup time	t _{AS}	0		0	l	0		0		ns	<u> </u>
Address hold from end of write	[†] AH	0		0		0		0_		ns	
WRITE pulse width	tWP1	9		12	L	12		15		ns	
WRITE pulse width	tWP2	12		8		15	L	15		ns	
Data setup time	t _{DS}	7		7		8	<u> </u>	10		ns	
Data hold time	†DH	0		0		0		0		ns	
Write disable to output in Low-Z	[†] LZWE	3		3		3		5		ns	7
Write Enable to output in High-Z	^t HZWE	1	6		7		8		10	ns	6, 7

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output loadSee Fig	ures 1 and 2






Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- 1. All voltages referenced to Vss (GND).
- Overshoot: V_{IH} ≤ +6.0V for t ≤ ^tRC/2 Undershoot: V_{IL} ≥ -2.0V for t ≤ ^tRC/2 Power-up: V_{IH} ≤ +6.0V and V_{CC} ≤ 3.1V for t ≤ 200msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ^tHZCE, ^tHZOE and ^tHZWE are specified with C_L = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than ^tLZWE.

- 8. WE is HIGH for READ cycle.
- Device is continuously selected. All chip enables and output enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Typical values are measured at 3.3V, 25°C and 25ns cycle time.
- 14. Typical currents are measured at 25°C.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2			V	
Data Retention Current L version	CE ≥ Vcc -0.2V Other inputs: VIN ≥ Vcc -0.2V or VIN ≤ Vss+0.2V Vcc = 2V	ICCDR		145	260	μА	14
Data Retention Current LP version	CE ≥ Vcc -0.2V Vcc = 2V	ICCDR		145	260	μА	14
Chip Deselect to Data Retention Time		^t CDR	0			ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW VCC DATA RETENTION WAVEFORM



READ CYCLE NO. 18,9




READ CYCLE NO. 27, 8, 10






WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



WRITE CYCLE NO. 2 12 (Write Enable Controlled)



DON'T CARE

UNDEFINED


NOTE: Output enable (OE) is inactive (HIGH).

MT5LC1005 Rev 11/94

2-39

Micron Semiconductor, Inc. reserves the right to change products or specifications without notice ©1994 Micron Semiconductor, Inc.

WRITE CYCLE NO. 37, 12 (Write Enable Controlled)



NOTE: Output enable (OE) is active (LOW).