

OP-37

Low Noise Operational Amplifier

Description

The OP-37 is designed for instrumentation grade signal conditioning where low noise (both spectral density and burst), wide bandwidth, and high slew rate are required along with low input offset voltage, low input offset temperature coefficient, and low input bias currents. The OP-37 is a decompensated version of the OP-27 and is AC stable in gain configurations equal to five and higher.

Digital nulling techniques performed at wafer sort make it feasible to guarantee temperature stable input offset voltages as low as 25 μ V. Input bias current cancellation techniques are used to obtain 10 nA input bias currents.

The OP-37 design uniquely addresses the needs of the instrumentation designer. Power supply rejection and common mode rejection are both in excess of 120 dB. Input offset voltage can be externally trimmed without affecting input offset voltage drift with temperature or time. The drift performance is, in fact, so good that the system designer must be cautioned that stray thermoelectric voltages generated by dissimilar metal at the contacts to the input terminals are enough to degrade its performance. For this reason it is also important to keep both input terminals at the same relative temperature.

The OP-37 is available in, SO-8 (small-outline), TO-99 can, plastic mini-DIP and ceramic mini-DIP packages, and can be ordered with Mil-Std-883 Level B processing.


Features

- ◆ Very low noise
Spectral noise density — 3.0 nV/ $\sqrt{\text{Hz}}$
1/F noise corner frequency — 2.7 Hz
- ◆ Very low V_{OS} drift
0.2 μ V/Mo
0.2 μ V/C
- ◆ High gain — 1800 V/mV
- ◆ High output drive capability — $\pm 12\text{V}$ into 600Ω load
- ◆ High slew rate — 17 V/ μ s
- ◆ High gain bandwidth product — 63 MHz
- ◆ Good CMRR — 126 dB
- ◆ Low V_{OS} — 10 μ V
- ◆ Low noise — 0.08 μ V_{p-p} (0.1 Hz to 10 Hz)
- ◆ Low input bias current — ± 10 nA
- ◆ Compensated for AC stability with $A_{VCL} \geq 5$

OP-37


Connection Information

8-Lead
TO-99 Metal Can
(Top View)




65-03205

8-Lead Plastic
Dual In-Line SO-8
(Top View)



65-02666

8-Lead
Dual In-Line Package
(Top View)



65-03206A

Pin	Function
1	V_{OS} Trim
2	-Input
3	+Input
4	$-V_S$
5	NC
6	Output
7	$+V_S$
8	V_{OS} Trim

Ordering Information

Part Number	Package	Operating Temperature Range
OP-37EN	N	0°C to +70°C
OP-37FN	N	0°C to +70°C
OP-37GN	N	0°C to +70°C
OP-37EM	M	0°C to +70°C
OP-37FM	M	0°C to +70°C
OP-37GM	M	0°C to +70°C
OP-37AD	D	-55°C to +125°C
OP-37AD/883	D	-55°C to +125°C
OP-37BD	D	-55°C to +125°C
OP-37BD/883	D	-55°C to +125°C
OP-37CD	D	-55°C to +125°C
OP-37CD/883	D	-55°C to +125°C
OP-37AT	T	-55°C to +125°C
OP-37AT/883	T	-55°C to +125°C
OP-37BT	T	-55°C to +125°C
OP-37BT/883	T	-55°C to +125°C
OP-37CT	T	-55°C to +125°C
OP-37CT/883	T	-55°C to +125°C

Notes:

/883B suffix denotes Mil-Std-883, Level B processing

N = 8-lead plastic DIP

D = 8 lead ceramic DIP

T = 8-lead metal can (TO-99)

M = 8-lead plastic SOIC

Absolute Maximum Ratings

Supply Voltage	$\pm 22V$
Input Voltage ¹	$\pm 22V$
Differential Input Voltage	0.7V
Internal Power Dissipation ²	658 mW
Output Short Circuit Duration	Indefinite
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	
OP-27A/B/C	-55°C to +125°C
OP-27E/F/G	-25°C to +85°C
OP-27E/F/G	0°C to +70°C
Lead Soldering Temperature	
(SO-8, 10 sec)	+260°C
(DIP, TO-99; 60 sec)	+300°C

Notes:

1. For supply voltages less than $\pm 22V$, the absolute maximum input voltage is equal to the supply voltage.
2. Observe package thermal characteristics.

Thermal Characteristics

	8-Lead Small Outline	8-Lead Ceramic DIP	8-Lead TO-99 Metal Can	8-Lead Plastic DIP
Max. Junction Temp.	+125°C	+175°C	+175°C	+125°C
Max. P_D $T_A < 50^\circ C$	300 mW	833 mW	658 mW	468 mW
Therm. Res. θ_{JC}	—	45°C/W	50°C/W	—
Therm. Res. θ_{JA}	240°C/W	150°C/W	190°C/W	160°C/W
For $T_A > 50^\circ C$ Derate at	4.17 mW/°C	8.33 mW/°C	5.26 mW/°C	6.25 mW/°C

OP-37

Electrical Characteristics

($V_S = \pm 15V$ and $T_A = +25^\circ C$ unless otherwise noted)

Parameters	Test Conditions	OP-37A/E			OP-37B/F			OP-37C/G			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage ⁵		10	25		20	60		30	100		μV
Long Term Input Offset Voltage Stability ^{1, 2}		0.2	1.0		0.3	1.5		0.4	2.0		$\mu V/Mo$
Input Offset Current		7.0	35		9.0	50		12	75		nA
Input Bias Current		± 10	± 40		± 12	± 55		± 15	± 80		nA
Input Noise Voltage ²	0.1 Hz to 10 Hz	0.08	0.18		0.08	0.18		0.09	0.25		μV_{pp}
Input Noise Voltage Density ²	$F_O = 10$ Hz	3.5	5.5		3.5	5.5		3.8	8.0		nV/\sqrt{Hz}
	$F_O = 30$ Hz	3.1	4.5		3.1	4.5		3.3	5.6		
	$F_O = 1000$ Hz	3.0	3.8		3.0	3.8		3.2	4.5		
Input Noise Current Density ²	$F_O = 10$ Hz	1.7	4.0		1.7	4.0		1.7			pA/\sqrt{Hz}
	$F_O = 30$ Hz	1.0	2.3		1.0	2.3		1.0			
	$F_O = 1000$ Hz	0.4	0.6		0.4	0.6		0.4	0.6		
Input Resistance (Diff. Mode) ⁴		1.5	6.0		1.2	5.0		0.8	4.0		$M\Omega$
Input Resistance (Com. Mode)			3.0			2.5			2.0		$G\Omega$
Input Voltage Range ³		± 11	± 12.3		± 11	± 12.3		± 11	± 12.3		V
Common Mode Rejection Ratio	$V_{CM} = \pm 11V$	114	126		106	123		100	120		dB
Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 18V$	100	120		100	120		94	118		dB
Large Signal Voltage Gain	$R_L \geq 2 k\Omega$, $V_{OUT} = \pm 10V$	1000	1800		700	1500					V/mV
	$R_L \geq 1 k\Omega$, $V_{OUT} = \pm 10V$	800	1500			1500					
	$V_{OUT} = \pm 1V$, $V_S = \pm 4V$	250	700		200	500					
Output Voltage Swing	$R_L \geq 2 k\Omega$	± 12	± 13.8		± 12	± 13.8		± 11.5	± 13.5		V
	$R_L \geq 600\Omega$	± 11	± 12		± 11	± 12		± 11	± 12		
Slew Rate ⁴	$R_L \geq 2 k\Omega$	11	17		11	17		11	17		$V/\mu S$
Gain Bandwidth Product ⁴	$F_O = 10$ kHz	45	63		45	63		45	63		MHz
	$F_O = 1$ MHz		40			40			40		
Open Loop Output Resistance	$V_{OUT} = 0$, $I_{OUT} = 0$		70			70			70		Ω
Power Consumption		90	140		90	140		100	170		mW
Offset Adjustment Range	$R_{TRIM} = 10 k\Omega$		± 4.0			± 4.0		± 4.0	mV		

Notes:

1. Long Term Input Offset Voltage Stability refers to the average trend line of V_{OS} vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 operating days are typically $2.5 \mu V$.
2. This parameter is tested on a sample basis only.
3. Caution: The Common Mode Input Range is a function of supply voltage. See Typical Performance Curves. Also, the input protection diodes do not allow the device to be removed or inserted into the circuit without first removing power.
4. Parameter is guaranteed but not tested.
5. Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

Electrical Characteristics(V_S = ±15V, -55°C ≤ T_A ≤ +125°C unless otherwise noted)

Parameters	Test Conditions	OP-37A			OP-37B			OP-37C			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage ¹			30	60		50	200		70	300	µV
Average Input Offset Voltage Drift ²			0.2	0.6		0.3	1.3		0.4	1.8	µV/C
Input Offset Current			15	50		22	85		30	135	nA
Input Bias Current			±20	±60		±28	±95		±35	±150	nA
Input Voltage Range		±10.3	±11.5		±10.3	±11.5		±10.2	±11.5		V
Common Mode Rejection Ratio	V _{CM} = ±10V	108	122		100	119		94	116		dB
Power Supply Rejection Ratio	V _S = ±4.5V to ±18V	96	116		94	114		86	110		dB
Large Signal Voltage Gain	R _L ≥ 2 kΩ, V _{OUT} = ±10V	600	1200		500	1000		300	800		V/mV
Output Voltage Swing	R _L ≥ 2 kΩ	±11.5	±13.5		±11	±13.2		±10.5	±13		V

Electrical Characteristics(V_S = ±15V, 0°C ≤ T_A ≤ +70°C for plastic packages unless otherwise noted)


Parameters	Test Conditions	OP-37E			OP-37F			OP-37G			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage ¹			20	50		40	140		55	220	µV
Average Input Offset Voltage Drift ²			0.2	0.6		0.3	1.3		0.4	1.8	µV/C
Input Offset Current			10	50		14	85		20	135	nA
Input Bias Current			±14	±60		±18	±95		±25	±150	nA
Input Voltage Range		±10.5	±11.8		±10.5	±11.8		±10.5	±11.8		V
Common Mode Rejection Ratio	V _{CM} = ±10V	110	124		102	121		96	118		dB
Power Supply Rejection Ratio	V _S = ±4.5V to ±18V	97	118		96	116		90	114		dB
Large Signal Voltage Gain	R _L ≥ 2 kΩ, V _{OUT} = ±10V	750	1500		700	1300		450	1000		V/mV
Output Voltage Swing	R _L ≥ 2 kΩ	±11.7	±13.6		±11.4	±13.5		±11	±13.3		V

Notes:

1. Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
2. T_CV_{OS} performance is guaranteed untrimmed or when trimmed with R_{TRIM} = 8.0 kΩ to 20 kΩ.

OP-37

Typical Performance Characteristics




Note:

1. Peak-to-peak noise measured in a 10 second interval
2. The device under test should be warmed up for 3 minutes and shielded from air current.
3. Voltage gain = 50,000.
4. All capacitor values are for non-polarized capacitors only.
5. Pin numbers shown are for 8-lead package.


65-0336

0.1 Hz to 10 Hz Noise Test Circuit


0.1 Hz to 10 Hz Noise Test Circuit Gain vs. Frequency




Open Loop Gain vs. Frequency









Gain, Phase Shift vs. Frequency



Supply Current vs. Total Supply Voltage









Typical Performance Characteristics (Continued)









Linear

OP-37

Typical Performance Characteristics (Continued)






Typical Performance Characteristics (Continued)




Linear

OP-37

Typical Performance Characteristics (Continued)



65-0351



65-0350

Note: Pin numbers shown are for 8-lead packages.

Burn-In Circuit

Input Offset Trimming Circuit

Typical Applications

Low Impedance Microphone Preamp (Figure 1)


In this preamp, the transformer converts the low microphone impedance up to a value that is close to the optimum source impedance required by the OP-37 for best noise performance. The optimum source impedance can be calculated as the ratio of e_n/I_N which for the OP-37 is approximately 7000Ω . Fortunately, the noise performance does not degrade appreciably until the source impedance is four or five times this optimum value. The source impedance at the output of this transformer of $15\text{ k}\Omega$ still provides near optimum noise performance. (A high quality audio transformer with a step-up ratio of 6.7 to one is not available.) C1 rolls off the high frequency response at 90 kHz giving a noise power bandwidth of 140 kHz.

Instrumentation

The OP-37 is particularly adaptable to instrumentation applications. When wired into a single op amp difference amplifier configuration, the OP-37 exhibits

outstanding common mode rejection ratio. The spot voltage noise is so low that is dominated almost entirely by the resistor Johnson noise (Figures 2 through 5).

The three op amp instrumentation amplifier of Figure 5 OP-37OP-37 avoids the input impedance characteristics of difference amplifiers at the expense of two more operational amplifiers and a slight degradation in noise performance. The noise increases because two amplifiers are contributing to the input voltage spectral noise instead of one. Thus, the noise contribution, exclusive of resistor Johnson noise, increases by slightly more than $\sqrt{2}$. The spectral noise voltage increases from approximately $3\text{ nV}/\sqrt{\text{Hz}}$ to approximately $4.9\text{ nV}/\sqrt{\text{Hz}}$, with the third amplifier contributing about 10% of the noise. The gain of the input amplifier is set at 25 and the second stage at 40 for an overall gain of 1000. R7 is trimmed to optimize the common mode rejection ratio (CMRR) with frequency. With balanced source resistors, a CMRR of 100 dB is achieved. With a $1\text{ k}\Omega$ source impedance imbalance CMRR is degraded to 80 dB at 5 kHz due to the finite ($3\text{ G}\Omega$) input impedance.



65-0321

Figure 1. Low Impedance Microphone Preamplifier

OP-37




Figure 2. Difference Amplifier





Figure 3. Difference Amplifier
Input Noise Voltage Density vs. Source Resistance



Note: Pin numbers shown are for 8-lead packages.

Figure 4. CMRR Test Circuit





Figure 5. Three Op Amp Instrumentation Amplifier

Schematic Diagram



Note: Pin numbers shown are for 8-lead packages.

linear