

Dual D-type flip-flop**54F74****DESCRIPTION**

The 54F74 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs, and complimentary Q and \bar{Q} outputs.




Set (S_D) and Reset (R_D) are asynchronous active-Low inputs and operate independently of the Clock input. Information on the Data (D) input is transferred to the Q output on the Low-to-High transition of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. The D inputs must be stable one setup time prior to the Low-to-High clock transition for predictable operation.

See 54F5074 for metastable immune version.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D_1, D_2	Data inputs	1.0/1.0	$20\mu A/0.6mA$
CP_1, CP_2	Clock pulse inputs (active rising edge)	1.0/1.0	$20\mu A/0.6mA$
R_{D1}, R_{D2}	Reset inputs (active Low)	1.0/3.0	$20\mu A/1.8mA$
S_{D1}, S_{D2}	Set inputs (active Low)	1.0/3.0	$20\mu A/1.8mA$
$Q_1, \bar{Q}_1, Q_2, \bar{Q}_2$	Outputs	50/33	$1.0mA/20mA$


NOTE: One (1.0) Fast Unit Load (U.I.) Is Defined As: $20\mu A$ in the High state and $6.0mA$ in the Low state.

PIN CONFIGURATION**LOGIC SYMBOL****LLCC LEAD CONFIGURATION**

Dual D-type flip-flop

54F74

LOGIC DIAGRAM



MODE SELECT – FUNCTION TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	S _D	R _D	CP	D	Q	Q̄
Asynchronous Set	L	H	X	X	H	L
Asynchronous Reset (Clear)	H	L	X	X	L	H
Undetermined ¹	L	L	X	X	H	H
Load "1" (Set)	H	H	↑	h	H	L
Load "0" (Reset)	H	H	↑	l	L	H

H = High voltage level steady state

h = High voltage level one setup time prior to the Low-to-High clock transition

L = Low voltage level steady state

l = Low voltage level one setup time prior to the Low-to-High clock transition

X = Don't care

↑ = Low-to-High clock transition

NOTE:

- Both outputs will be High if both S_D and R_D go Low simultaneously.

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage range	-0.5 to +7.0	V
V _I	Input voltage range	-0.5 to +7.0	V
I _I	Input current range	-30 to +5	mA
V _O	Voltage applied to output in High output state range	-0.5 to +V _{CC}	V
I _O	Current applied to output in Low output state	40	mA
T _{STG}	Storage temperature range	-65 to +150	°C

Dual D-type flip-flop

54F74

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-1	mA
I _{OL}	Low-level output current			20	mA
T _A	Operating free-air temperature range	-55		+125	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹		LIMITS			UNIT
		Min	Typ ²	Max			
V _{OH}	High-level output voltage	V _{CC} = Min, V _{IL} = Max, I _{OH} = Max, V _{IH} = Min	2.5				V
V _{OL}	Low-level output voltage	V _{CC} = Min, V _{IL} = Max, I _{OL} = Max, V _{IH} = Min		0.35	0.50		V
V _{IK}	Input clamp voltage	V _{CC} = Min, I _i = I _{IK}		-0.73	-1.2		V
I _{IH2}	Input current at maximum input voltage	V _{CC} = Max, V _i = 7.0V		5	100	μA	
I _{IH1}	High-level input current	V _{CC} = Max, V _i = 2.7V	All inputs	1	20	μA	
I _{IL}	Low-level input current	V _{CC} = Max, V _i = 0.5V	D, CP inputs R _D , S _D inputs	-0.4 -1.3	-0.6 -1.8	mA	
I _{OS}	Short-circuit output current ³	V _{CC} = Max, V _O = 0.0V		-60	-85	-150	mA
I _{CC}	Supply current ⁴ (total)	V _{CC} = Max		11.5	16	mA	

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			T _A = 25°C V _{CC} = +5.0V C _L = 50pF R _L = 500Ω		T _A = -55 TO +125°C V _{CC} = +5.0V ±10% C _L = 50pF R _L = 500Ω				
			Min	Typ	Max	Min	Max		
f _{MAX}	Maximum clock frequency	Waveform 1	100	125		80 ⁵		MHz	
t _{PLH} t _{PHL}	Propagation delay CP to Q _n , Q̄ _n	Waveform 1	3.8 4.4	5.3 6.2	6.8 8.0	3.5 3.7	8.5 10.5	ns ns	
t _{PLH} t _{PHL}	Propagation delay SD _n or RD _n to Q _n , Q̄ _n	Waveform 2	3.2 3.5	4.6 7.0	6.1 9.0	3.2 3.5	8.0 11.5	ns ns	

NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at V_{CC} = 5V and T_A = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- Measure I_{CC} with the Clock inputs grounded and all outputs open, with the Q and Q̄ outputs High in turn.
- These parameters are guaranteed, but not tested.


Dual D-type flip-flop

54F74

AC SETUP REQUIREMENTS


SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			$T_A = 25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A = -55 \text{ TO } +125^\circ C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$t_S(H)$ $t_S(L)$	Setup time High or Low D_n to CP	Waveform 1.	2.0 3.0			3.0 4.0		ns ns
$t_H(H)$ $t_H(L)$	Hold time High or Low D_n to CP	Waveform 4.	1.0 1.0			2.0 2.0		ns ns
$t_W(H)$ $t_W(L)$	Clock pulse width High or Low	Waveform 1.	4.0 5.0			4.0 6.0		ns ns
$t_W(L)$	\overline{R}_D or \overline{S}_D pulse width, Low	Waveform 2.	4.0			4.0		ns
t_{rec}	Recovery time, \overline{R}_D or \overline{S}_D to CP	Waveform 3.	2.0			3.0		ns

AC WAVEFORMS



Waveform 1.. Clock to Output Delays, Data Setup and Hold Times, Clock Pulse Width

Waveform 2.. Set and Reset to Output Delays, Set and Reset Pulse Widths




Waveform 3.. Recovery Time

NOTE: For all waveforms, $V_M = 15V$


Dual D-type flip-flop

54F74

TEST CIRCUIT AND WAVEFORMS



Test Circuit for Totem-Pole Outputs

**DEFINITIONS:**

- R_L = Load Resistor; see AC Characteristics for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- R_T = Termination resistance should be equal to Z_{out} of pulse generators.
- V_x = Unclocked pins must be held at: $\leq 0.8V$; $\geq 2.7V$ or open per FunctionTable.

INPUT PULSE CHARACTERISTICS

Family	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
54F	1MHz	500ns	$\leq 2.5ns$	$\leq 2.5ns$