

# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## DESCRIPTION

This is a family of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

## FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M418160BXX-6,-6S	60	15	30	15	110	680
M5M418160BXX-7,-7S	70	20	35	20	130	590
M5M418160BXX-8,-8S	80	20	40	20	150	500


XX=J,TP,RT

- Standard 42pin SOJ, 50pin TSOP
- Single 5.0V ± 10% supply
- Low stand-by power dissipation  
5.5mW (Max) ..... CMOS Input level
- Low operating power dissipation  
M5M418160Bxx -6, -6S ..... 830.0mW (Max)  
M5M418160Bxx -7, -7S ..... 720.0mW (Max)  
M5M418160Bxx -8, -8S ..... 610.0mW (Max)
- Fast-page mode, Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance
- All inputs, output TTL compatible and low capacitance
- 1024 refresh cycles every 16.4ms (A0 ~A9)


## APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


### PIN CONFIGURATION ( TOP VIEW )



Outline 42P0K(400mil SOJ)



Outline 50P3W-L(400mil TSOP)



Outline 50P3W-M(400mil TSOP)

NC : NO CONNECTION

# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

## FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


### FUNCTION

The M5M418160BJ,TP, RT provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., fast page mode,  $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs					Input/Output	
	RAS	LCAS	UCAS	$\overline{\text{W}}$	$\overline{\text{OE}}$	DQ1-DQ8	DQ9-DQ16
Lower byte Read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte Read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word Read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower Byte Write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper Byte Write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Stand-by	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open



M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 16777216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to Vss	-1~7	V
Vi	Input voltage		-1~7	V
Vo	Output voltage		-1~7	V
Io	Output current		50	mA
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		0 ~ 70	°C
Tstg	Storage temperature		-65 ~ 150	°C

**RECOMMENDED OPERATING CONDITIONS** (Ta=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	4.5	5.0	5.5	V
Vss	Supply voltage	0	0	0	V
VH	High-level input voltage, all inputs	2.4		6.0	V
VL	Low-level input voltage, all inputs	-1		0.8	V

Note 1 : All voltage values are with respect to Vss.

**ELECTRICAL CHARACTERISTICS** (Ta=0~70°C, Vcc=5.0V ±10%, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
Voh	High-level output voltage	I <sub>OH</sub> =-5mA	2.4		Vcc	V	
Vol	Low-level output voltage	I <sub>OL</sub> =4.2mA	0		0.4	V	
Ioz	Off-state output current	Q floating, 0V ≤ V <sub>out</sub> ≤ 5.5V	-10		10	μA	
Ii	Input current	0V ≤ V <sub>IN</sub> ≤ 6V, Other inputs pins=0V	-10		10	μA	
Icc1 (AV)	Average supply current from Vcc operating (Note 3,4,5)	M5M418160B-6,-6S	RAS, CAS cycling trc=twc=min. output open			150	mA
		M5M418160B-7,-7S				130	
		M5M418160B-8,-8S				110	
Icc2	Supply current from Vcc, stand-by (Note 6)	RAS = CAS = V <sub>H</sub> , output open				2	mA
		RAS = CAS ≥ Vcc - 0.2V				0.5	
Icc3 (AV)	Average supply current from Vcc refreshing (Note 3,5)	M5M418160B-6,-6S	RAS cycling, CAS = V <sub>H</sub> trc=min. output open			150	mA
		M5M418160B-7,-7S				130	
		M5M418160B-8,-8S				110	
Icc4 (AV)	Average supply current from Vcc Fast-Page-Mode (Note 3,4,5)	M5M418160B-6,-6S	RAS = V <sub>IL</sub> , CAS cycling trc=min. output open			70	mA
		M5M418160B-7,-7S				60	
		M5M418160B-8,-8S				50	
Icc6 (AV)	Average supply current from Vcc CAS before RAS refresh mode (Note 3)	M5M418160B-6,-6S	CAS before RAS refresh cycling trc=min. output open			150	mA
		M5M418160B-7,-7S				130	
		M5M418160B-8,-8S				110	

Note 2: Current flowing into an IC is positive, out is negative.

3: Icc1 (AV), Icc3 (AV) and Icc4 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: Icc1 (AV) and Icc4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS=V<sub>IL</sub> and LCAS/UCAS=V<sub>H</sub>.

**CAPACITANCE** (Ta=0~70°C, Vcc=5.0V ±10%, Vss=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
Cl(A)	Input capacitance, address inputs	Vi=Vss f=1MHz Vi=25mVrms			5	pF
Cl(OE)	Input capacitance, OE input				7	pF
Cl(W)	Input capacitance, W input				7	pF
Cl(RAS)	Input capacitance, RAS input				7	pF
Cl(CAS)	Input capacitance, CAS input				7	pF
Cl/o	Input/Output capacitance, data ports				8	pF

# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

## FAST PAGE MODE 16777216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

### SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc=5.0V ± 10%, Vss=0V, unless otherwise noted, see notes 6,13,14)

Symbol	Parameter	Limits						Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		M5M418160B-8,-8S		
		Min	Max	Min	Max	Min	Max	
tCAC	Access time from $\overline{\text{CAS}}$ (Note7,8)		15		20		20	ns
tRAC	Access time from $\overline{\text{RAS}}$ (Note7,9)		60		70		80	ns
tAA	Column address access time (Note 7,10)		30		35		40	ns
tCPA	Access time from $\overline{\text{CAS}}$ precharge (Note 7,11)		35		40		45	ns
tOEA	Access time from $\overline{\text{OE}}$ (Note 7)		15		20		20	ns
tCLZ	Output low impedance time from $\overline{\text{CAS}}$ low (Note 7)	5		5		5		ns
tOFF	Output disable time after $\overline{\text{CAS}}$ high (Note 12)	0	15	0	15	0	15	ns
tOEZ	Output disable time after $\overline{\text{OE}}$ high (Note 12)	0	15	0	15	0	15	ns

Note 6: An initial pause of 500  $\mu$ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{\text{RAS}}$  clock such as  $\overline{\text{RAS}}$ -Only refresh).

Note the  $\overline{\text{RAS}}$  may be cycled during the initial pause. And any 8  $\overline{\text{RAS}}$  or  $\overline{\text{RAS/CAS}}$  cycles are required after prolonged periods (greater than 16.4 ms) of  $\overline{\text{RAS}}$  inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 2TTL loads and 100pF.

8: Assumes that  $t_{\text{ACD}} \geq t_{\text{ACD(max)}}$  and  $t_{\text{ASC}} \geq t_{\text{ASC(max)}}$ .

9: Assumes that  $t_{\text{ACD}} \leq t_{\text{ACD(max)}}$  and  $t_{\text{ACD}} \leq t_{\text{RAD(max)}}$ . If  $t_{\text{ACD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  will increase by amount that  $t_{\text{ACD}}$  exceeds the value shown.

10: Assumes that  $t_{\text{RAD}} \geq t_{\text{RAD(max)}}$  and  $t_{\text{ASC}} \leq t_{\text{ASC(max)}}$ .

11: Assumes that  $t_{\text{CP}} \leq t_{\text{CP(max)}}$  and  $t_{\text{ASC}} \geq t_{\text{ASC(max)}}$ .

12:  $t_{\text{OFF(max)}}$  and  $t_{\text{OEZ(max)}}$  defines the time at which the output achieves the high impedance state ( $I_{\text{OH}} \leq \pm 10 \mu\text{A}$ ) and is not reference to  $V_{\text{OH(min)}}$  or  $V_{\text{OL(max)}}$ .

### TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta=0 ~ 70°C, Vcc=5.0V ± 10%, Vss=0V, unless otherwise noted, see notes 13,14)

Symbol	Parameter	Limits						Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		M5M418160B-8,-8S		
		Min	Max	Min	Max	Min	Max	
tREF	Refresh cycle time		16.4		16.4		16.4	ms
tRP	$\overline{\text{RAS}}$ high pulse width	40		50		60		ns
tRCD	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (Note15)	20	45	20	50	20	60	ns
tCRP	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	10		10		10		ns
tRPC	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low	0		0		0		ns
tCPN	$\overline{\text{CAS}}$ high pulse width	10		10		10		ns
tRAD	Column address delay time from $\overline{\text{RAS}}$ low (Note16)	15	30	15	35	15	40	ns
tASR	Row address setup time before $\overline{\text{RAS}}$ low	0		0		0		ns
tASC	Column address setup time before $\overline{\text{CAS}}$ low (Note17)	0	10	0	10	0	10	ns
tRAH	Row address hold time after $\overline{\text{RAS}}$ low	10		10		10		ns
tCAH	Column address hold time after $\overline{\text{CAS}}$ low	15		15		15		ns
tDZC	Delay time, data to $\overline{\text{CAS}}$ low (Note18)	0		0		0		ns
tDZO	Delay time, data to $\overline{\text{OE}}$ low (Note18)	0		0		0		ns
tCDD	Delay time, $\overline{\text{CAS}}$ high to data (Note19)	15		15		15		ns
tODD	Delay time, $\overline{\text{OE}}$ high to data (Note19)	15		15		15		ns
tT	Transition time (Note20)	1	50	1	50	1	50	ns

Note 13: The timing requirements are assumed  $t_r = 5\text{ns}$ .

14:  $V_{\text{IH(min)}}$  and  $V_{\text{IL(max)}}$  are reference levels for measuring timing of input signals.

15:  $t_{\text{RCD(max)}}$  is specified as a reference point only. If  $t_{\text{RCD}}$  is less than  $t_{\text{RCD(max)}}$ , access time is  $t_{\text{RAC}}$ . If  $t_{\text{RCD}}$  is greater than  $t_{\text{RCD(max)}}$ , access time is controlled exclusively by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ .  $t_{\text{RCD(min)}}$  is specified as  $t_{\text{RCD(min)}} = t_{\text{RAH(min)}} + 2t_{\text{T}} + t_{\text{ASC(min)}}$ .

16:  $t_{\text{RAD(max)}}$  is specified as a reference point only. If  $t_{\text{RAD}} \geq t_{\text{RAD(max)}}$  and  $t_{\text{ASC}} \leq t_{\text{ASC(max)}}$ , access time is controlled exclusively by  $t_{\text{AA}}$ .

17:  $t_{\text{ASC(max)}}$  is specified as a reference point only. If  $t_{\text{RCD}} \geq t_{\text{RCD(max)}}$  and  $t_{\text{ASC}} \geq t_{\text{ASC(max)}}$ , access time is controlled exclusively by  $t_{\text{CAC}}$ .

18: Either  $t_{\text{DZC}}$  or  $t_{\text{DZO}}$  must be satisfied.

19: Either  $t_{\text{CDD}}$  or  $t_{\text{ODD}}$  must be satisfied.

20:  $t_r$  is measured between  $V_{\text{IH(min)}}$  and  $V_{\text{IL(max)}}$ .

M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		M5M418160B-8,-8S		
		Min	Max	Min	Max	Min	Max	
trc	Read cycle time	110		130		150		ns
trAS	RAS low pulse width	60	10000	70	10000	80	10000	ns
tcAS	CAS low pulse width	15	10000	20	10000	20	10000	ns
tcSH	CAS hold time after RAS low	60		70		80		ns
trSH	RAS hold time after CAS low	15		20		20		ns
trCS	Read Setup time after CAS high	0		0		0		ns
trCH	Read hold time after CAS low (Note 21)	0		0		0		ns
trRH	Read hold time after RAS low (Note 21)	10		10		10		ns
trAL	Column address to RAS hold time	30		35		40		ns
toCH	CAS hold time after OE low	15		20		20		ns
toRH	RAS hold time after OE low	15		20		20		ns

Note 21: Either trch or trrh must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		M5M418160B-8,-8S		
		Min	Max	Min	Max	Min	Max	
twc	Write cycle time	110		130		150		ns
trAS	RAS low pulse width	60	10000	70	10000	80	10000	ns
tcAS	CAS low pulse width	15	10000	20	10000	20	10000	ns
tcSH	CAS hold time after RAS low	60		70		80		ns
trSH	RAS hold time after CAS low	15		20		20		ns
twCS	Write setup time before CAS low (Note 23)	0		0		0		ns
twCH	Write hold time after CAS low	10		10		15		ns
tcWL	CAS hold time after W low	15		20		20		ns
trWL	RAS hold time after W low	15		20		20		ns
twP	Write pulse width	10		10		15		ns
tdS	Data setup time before CAS low or W low	0		0		0		ns
tdH	Data hold time after CAS low or W low	10		15		15		ns
toEH	OE hold time after W low	15		20		20		ns

# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		M5M418160B-8,-8S		
		Min	Max	Min	Max	Min	Max	
trwc	Read write/read modify write cycle time (Note22)	155		180		200		ns
trAS	RAS low pulse width	105	10000	120	10000	130	10000	ns
tcAS	CAS low pulse width	60	10000	70	10000	70	10000	ns
tcSH	CAS hold time after RAS low	105		120		130		ns
trSH	RAS hold time after CAS low	60		70		70		ns
trCS	Read setup time before CAS low	0		0		0		ns
tcWD	Delay time, CAS low to W low (Note23)	40		45		45		ns
trWD	Delay time, RAS low to W low (Note23)	85		95		105		ns
tAWD	Delay time, address to W low (Note23)	55		60		65		ns
tcWL	CAS hold time after W low	15		20		20		ns
trWL	RAS hold time after W low	15		20		20		ns
tWP	Write pulse width	10		10		15		ns
tDS	Data setup time before W low	0		0		0		ns
tDH	Data hold time after W low	10		15		15		ns
toEH	OE hold time after W low	15		15		15		ns

Note 22: trwc is specified as  $trwc(min) = trAC(max) + tODD(min) + trWL(min) + trP(min) + 5tT$ .

23: tcws, tcwd, trwd and tawd and, tcPWD are specified as reference points only. If  $tcws \geq tcws(min)$  the cycle is an early write cycle and the DQpins will remain high impedance throughout the entire cycle. If  $tcwd \geq tcwd(min)$ ,  $trwd \geq trwd(min)$ ,  $tawd \geq tawd(min)$  and  $tcPWD \geq tcPWD(min)$  (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to VIH) is indeterminate.

## Fast-Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle) (Note 24)

Symbol	Parameter	Limits						Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		M5M418160B-8,-8S		
		Min	Max	Min	Max	Min	Max	
tpc	Fast page mode read/write cycle time	40		45		50		ns
trPWC	Fast page mode read write/read modify write cycle time	85		95		105		ns
trAS	RAS low pulse width for read write cycle (Note25)	100	125000	115	125000	130	125000	ns
tcp	CAS high pulse width (Note26)	10	15	10	15	10	15	ns
tcPRH	RAS hold time after CAS precharge	35		40		45		ns
tcPWD	Delay time, CAS precharge to W low (Note23)	60		65		70		ns

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

25: trAS(min) is specified as two cycles of CAS input are performed.

26: tcp(max) is specified as a reference point only.


## CAS before RAS Refresh Cycle (Note 27)




Symbol	Parameter	Limits						Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		M5M418160B-8,-8S		
		Min	Max	Min	Max	Min	Max	
tcSR	CAS setup time before RAS low	10		10		10		ns
tcHR	CAS hold time after RAS low	10		15		15		ns

Note 27: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

**FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM**


**Timing Diagrams ( Note 28 )  
 Read Cycle**



- Note 28**
-  Indicates the don't care input.  
 $V_{IH}(min.) \leq V_{IN} \leq V_{IH}(max)$  or  $V_{IL}(min.) \leq V_{IN} \leq V_{IL}(max)$
  -  Indicates the invalid output.
  -  Indicates the skew of the two inputs.

**FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM**

**Upper / (Lower) Byte Read Cycle**






# M5M418160BJ, TP, RT-6, -7, -8, -6S, -7S, -8S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


## Write Cycle ( Early write )



# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S


FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Upper/(Lower) Byte Write Cycle ( Early write )



**FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM**


**Write Cycle ( Delayed write )**



# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S


FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Upper/(Lower) Byte Write Cycle ( Delayed write )



**FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM**

**Read-Write, Read-Modify-Write Cycle**






# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


## RAS-only Refresh Cycle



# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 16777216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## CAS before RAS Refresh Cycle






# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

## FAST PAGE MODE 16777216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


### Upper/(Lower) CAS before RAS Refresh Cycle



# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

## FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

### Hidden Refresh Cycle (Read) (Note 29)




Note 29: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle. Timing requirements and output state are the same as that of each cycle shown above.

# M5M418160BJ, TP, RT-6, -7, -8, -6S, -7S, -8S

## FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


### Upper/(Lower) Hidden Refresh Cycle (Byte Read) (Note 29)



Note 29: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle. Timing requirements and output state are the same as that of each cycle shown above.

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

Fast Page Mode Read Cycle






# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S


## FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


### Fast Page Mode Write Cycle ( Early Write )



**FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM**

**Fast Page Mode Upper/(Lower) Byte Write Cycle ( Early Write )**




**M5M418160BJ, TP, RT-6, -7, -8, -6S, -7S, -8S****FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM****Fast Page Mode Write Cycle ( Delayed Write )**



**FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM**


**Fast Page Mode Upper / (Lower) Byte Write ( Delayed Write )**



M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


Fast Page Mode Read-Write, Read-Modify-Write Cycle



# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

## FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

### Fast Page Mode Read-Upper/(Lower) Write, Read-Modify-Upper/(Lower) Write Cycle



# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 16777216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -6S / -7S / -8S. The other characteristics and requirements than the below are same as normal devices.

## ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V ±10%, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I <sub>CCA</sub> (AV)	Average supply current from V <sub>CC</sub> Self - Refresh cycle	$\overline{RAS} = \overline{CAS} \leq 0.2V$			400	μA


## TIMING REQUIREMENTS (Ta=0~70°C, Vcc=5V ±10%, Vss=0V, unless otherwise noted See notes 13,14)

Symbol	Parameter	Limits						Unit
		M5M418160B-6S		M5M418160B-7S		M5M418160B-8S		
		Min	Max	Min	Max	Min	Max	
t <sub>RASS</sub>	Self Refresh RAS low pulse width	100		100		100		μs
t <sub>RPS</sub>	Self Refresh RAS high precharge time	90		110		130		ns
t <sub>CHS</sub>	Self Refresh RAS hold time	-50		-50		-50		ns

## SELF REFRESH ENTRY & EXIT CONDITIONS


### (1) In case of distributed refresh

The last / first full refresh cycles (1K) must be made within t<sub>NS</sub> / t<sub>SN</sub> before / after self refresh, on the condition of t<sub>NS</sub> ≤ 16.4 ms and t<sub>SN</sub> ≤ 16.4 ms.



### (2) In case of burst refresh


The last / first full refresh cycles (1K) must be made within t<sub>NS</sub> / t<sub>SN</sub> before / after self refresh, on the condition of t<sub>NS</sub> + t<sub>SN</sub> ≤ 16.4 ms.



# M5M418160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Self Refresh Cycle



FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

Upper/(Lower) Self Refresh Cycle\*

