

## QUADRUPLE 2-INPUT NOR GATE

The HEF4001B provides the positive quadruple 2-input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig. 1 Functional diagram.





Fig. 2 Pinning diagram.

HEF4001BP(N): 14-lead DIL; plastic  
(SOT27-1)

HEF4001BD(F): 14-lead DIL; ceramic (cerdip)  
(SOT73)

HEF4001BT(D): 14-lead SO; plastic  
(SOT108-1)

( ): Package Designator North America



7275424.2

Fig. 3 Logic diagram (one gate).

## FAMILY DATA

I<sub>DD</sub> LIMITS category GATES

see Family Specifications

## A.C. CHARACTERISTICS

V<sub>SS</sub> = 0 V; T<sub>amb</sub> = 25 °C; C<sub>L</sub> = 50 pF; input transition times ≤ 20 ns

	V <sub>DD</sub> V	symbol	typ	max		typical extrapolation formula
Propagation delays I <sub>n</sub> → O <sub>n</sub> HIGH to LOW	5 10 15	t <sub>PHL</sub>	60 25 20	120 50 40	ns ns ns	33 ns + (0,55 ns/pF) C <sub>L</sub> 14 ns + (0,23 ns/pF) C <sub>L</sub> 12 ns + (0,16 ns/pF) C <sub>L</sub>
LOW to HIGH	5 10 15	t <sub>PLH</sub>	50 25 20	100 45 35	ns ns ns	23 ns + (0,55 ns/pF) C <sub>L</sub> 14 ns + (0,23 ns/pF) C <sub>L</sub> 12 ns + (0,16 ns/pF) C <sub>L</sub>
Output transition times HIGH to LOW	5 10 15	t <sub>THL</sub>	60 30 20	120 60 40	ns ns ns	10 ns + (1,0 ns/pF) C <sub>L</sub> 9 ns + (0,42 ns/pF) C <sub>L</sub> 6 ns + (0,28 ns/pF) C <sub>L</sub>
LOW to HIGH	5 10 15	t <sub>TLH</sub>	60 30 20	120 60 40	ns ns ns	10 ns + (1,0 ns/pF) C <sub>L</sub> 9 ns + (0,42 ns/pF) C <sub>L</sub> 6 ns + (0,28 ns/pF) C <sub>L</sub>

	V <sub>DD</sub> V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	1100 f <sub>i</sub> + Σ(f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup> 5000 f <sub>i</sub> + Σ(f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup> 14 200 f <sub>i</sub> + Σ(f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	f <sub>i</sub> = input freq. (MHz) f <sub>o</sub> = output freq. (MHz) C <sub>L</sub> = load capacitance (pF) Σ(f <sub>o</sub> C <sub>L</sub> ) = sum of outputs V <sub>DD</sub> = supply voltage (V)