

(With 3-State Outputs)


DESCRIPTION — The '258 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (OE) Input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- INVERTING 3-STATE OUTPUTS


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	ОПТ	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	TYPE	
Plastic DIP (P)	Α	74S258PC, 74LS258PC		9B	
Ceramic DIP (D)	Α	74S258DC, 74LS258DC	54S258DM, 54LS258DM	6B	
Flatpak (F)	A	74S258FC, 74LS258FC	54S258FM, 54LS258FM	4L	

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



INPUT LOADING/FAN-OUT: See Section 3 for U.L. defintions

DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
Common Data Select Input 3-State Output Enable Input (Active LOW) Data Inputs from Source 0 Data Inputs from Source 1 Inverting Data Outputs	2.5/2.5 1.25/1.25 1.25/1.25 1.25/1.25 162/12.5 (50)	1.0/0.5 0.5/0.25 0.5/0.25 0.5/0.25 65/15 (25)/(7/5)
	Common Data Select Input 3-State Output Enable Input (Active LOW) Data Inputs from Source 0 Data Inputs from Source 1	HIGH/LOW Common Data Select Input 2.5/2.5 3-State Output Enable Input (Active LOW) 1.25/1.25 Data Inputs from Source 0 1.25/1.25 Data Inputs from Source 1 1.25/1.25 Inverting Data Outputs 162/12.5

FUNCTIONAL DESCRIPTION — This device is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the l_{0x} inputs are selected and when Select is HIGH, the l_{1x} inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The '258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{array}{lll} \overline{Z}_a = \overline{OE} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) & \overline{Z}_b = \overline{OE} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ \overline{Z}_c = \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) & \overline{Z}_d = \overline{OE} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S}) \end{array}$$

When the Output Enable input (OE) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

TRUTH TABLE

OUTPUT ENABLE	SELECT INPUT		TA UTS	OUTPUTS
ŌE	s	lo	l ₁	Z
Н	Х	Х	Х	Z
L	н	Х	L	н
L	н	Х	Н	L
L	L	L	×	н
L	L	н	X	L


H = HIGH Voltage Level

L = LOW Voltage Level

X = 1mmaterial

Z = High Impedance

LOGIC DIAGRAM



SYMBOL I _{OS}	PARAMETER Output Short Circuit Current		54/74S		54/74LS		UNITS	CONDITIONS
			Min	Max	Min	Max	OMITS	COMDITIONS
			-40	-100	-20	-100	mA	V _{CC} = Max
		Outputs HIGH		56		7.0		$\frac{V_{CC} = Max; S, I_{1x} = 4.8}{OE, I_{0x} = Gnd}$
ICC I	Power Supply Current	Outputs LOW		81		14	mA	$\frac{V_{CC} = Max; I_{1x} = 4.5 \text{ V}}{OE, I_{0x}, S = Gnd}$
		Outputs OFF		87		19		$\frac{\text{VCC} = \text{Max; S, I}_{0x} = \text{G}}{\text{OE}} = \text{I}_{1x} = 4.5 \text{ V}$

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

Ī		54/74S	54/74LS	UNITS	CONDITIONS
SYMBOL	PARAMETER	$C_L = 15 pF$ $R_L = 280 \Omega$	C _L = 15 pF		
		Min Max	Min Max]	
tpLH tpHL	Propagation Delay I_n to \overline{Z}_n	6.0 6.0	18 18	ns	Figs. 3-1, 3-4
tPLH tPHL	Propagation Delay S to Zn	12 12	21 21	ns	Figs. 3-1, 3-4
tPZH tPZL	Output Enable Time	19.5 21	30 30	ns	Figs. 3-3, 3-11, 3-12 $R_L = 2 \text{ k}\Omega \text{ ('LS258)}$
tpHZ tpLZ	Output Disable Time	8.5 14	, 30 25	ns	Figs. 3-3, 3-11, 3-12 $R_L = 2 \text{ k}\Omega$, $C_L = 5 \text{ pF}$ ('LS258)