

# 74AC/ACT11240

## Octal Buffer/Line Driver; 3-State; INV

### Product Specification

#### FEATURES

- Octal bus interface
- 3-State buffers
- Output capability:  $\pm 24$  mA
- CMOS (AC) and TTL (ACT) voltage level inputs
- 50 $\Omega$  incident wave switching
- Center-pin  $V_{CC}$  and ground configuration to minimize high-speed switching noise
- $I_{CC}$  category: MSI

#### DESCRIPTION

The 74AC/ACT11240 high-performance CMOS devices combine very high speed and high output drive comparable to the most advanced TTL families.

The 74AC/ACT11240 device is an octal buffer that is ideal for driving bus lines or buffer memory address registers. The device features two Output Enables ( $\overline{OE}$ ), each controlling four of the 3-State outputs.

#### GENERAL INFORMATION

SYMBOL	PARAMETER	CONDITIONS		TYPICAL		UNIT
		$T_A = 25^\circ\text{C}; \text{GND} = 0\text{V}; V_{CC} = 5.0\text{V}$		AC	ACT	
$t_{PLH}/t_{PHL}$	Propagation delay $A_n$ to $Y_n$	$C_L = 50\text{pF}$		5.0	6.3	ns
$C_{PD}$	Power dissipation capacitance per buffer <sup>1</sup>	$f = 1\text{MHz};$	Enabled	39	47	pF
		$C_L = 50\text{pF}$	Disabled	12	13	
$C_{IN}$	Input capacitance	$V_I = 0\text{V}$ or $V_{CC}$		4.0	4.0	pF
$C_{OUT}$	Output capacitance	$V_I = 0\text{V}$ or $V_{CC}$ ; Disabled		10	10	pF
$I_{LATCH}$	Latch-up current	Per Jeduc JC40.2 Standard 17		500	500	mA

#### Note:

- $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_I + \sum (C_L \times V_{CC}^2 \times f_O) \text{ where:}$$

$f_I$  = input frequency in MHz,  $C_L$  = output load capacitance in pF,


$f_O$  = output frequency in MHz,  $V_{CC}$  = supply voltage in V,

$\sum (C_L \times V_{CC}^2 \times f_O)$  = sum of outputs

#### ORDERING INFORMATION


PACKAGES	TEMPERATURE RANGE	ORDER CODE
24-pin plastic DIP (300mil-wide)	-40°C to +85°C	74AC11240N 74ACT11240N
24-pin plastic SO (300mil-wide)	-40°C to +85°C	74AC11240D 74ACT11240D

#### PIN CONFIGURATION




April 14, 1988

#### LOGIC SYMBOL



5-280

#### LOGIC SYMBOL (IEEE/IEC)



853-1342 92942

## Octal Buffer/Line Driver; 3-State; INV

74AC/ACT11240

## PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
23, 22, 21, 20	$1A_0 - 1A_3$	Data inputs
17, 16, 15, 14	$2A_0 - 2A_3$	Data inputs
1, 2, 3, 4	$1\bar{Y}_0 - 1\bar{Y}_3$	Data outputs
9, 10, 11, 12	$2\bar{Y}_0 - 2\bar{Y}_3$	Data outputs
24, 13	$1\bar{OE}, 2\bar{OE}$	Output enables
5, 6, 7, 8	GND	Ground (0V)
18, 19	$V_{CC}$	Positive supply voltage

## FUNCTION TABLE

INPUTS				OUTPUT	
$1\bar{OE}$	$1A_n$	$2\bar{OE}$	$2A_n$	$1\bar{Y}_n$	$2\bar{Y}_n$
L	L	L	L	H	H
L	H	L	H	L	L
H	X	H	X	Z	Z

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	74AC11240			74ACT11240			UNIT
		Min	Nom	Max	Min	Nom	Max	
$V_{CC}$	DC supply voltage	3.0 <sup>1</sup>	5.0	5.5	4.5	5.0	5.5	V
$V_I$	Input voltage	0		$V_{CC}$	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	0		$V_{CC}$	V
$\Delta t/\Delta v$	Input transition rise or fall rate	Data	0	10	0		10	ns/V
		Output enable	0	5	0		10	
$T_A$	Operating free-air temperature	-40		+85	-40		+85	°C

## NOTE:

1. No electrical or switching characteristics are specified at  $V_{CC} < 3V$ . Operation between 2V and 3V is not recommended, but within that range, a device output will maintain a previously established logic state.

ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	TEST CONDITIONS	RATING	UNIT
$V_{CC}$	DC supply voltage		-0.5 to +7.0	V
$I_{IK}$ or $V_I$	DC input diode current <sup>2</sup>	$V_I < 0$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$ or $V_O$	DC output diode current <sup>2</sup>	$V_O < 0$	-50	mA
		$V_O > V_{CC}$	50	
$I_O$	DC output source or sink current per output pin		-0.5 to $V_{CC} + 0.5$	V
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ current	$V_O = 0$ to $V_{CC}$	±50	mA
	DC ground current		±200	
$T_{STG}$	Storage temperature		±200	°C
$P_{TOT}$	Power dissipation per package Plastic DIP	Above 70°C: derate linearly by 8mW/K	500	mW
	Power dissipation per package Plastic surface mount (SO)	Above 70°C: derate linearly by 6mW/K	400	mW

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## Octal Buffer/Line Driver; 3-State; INV

74AC/ACT11240

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	74AC11240				74ACT11240				UNIT		
				T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C		T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C				
				Min	Max	Min	Max	Min	Max	Min	Max			
V <sub>IH</sub>	High-level input voltage		3.0	2.10		2.10						V		
			4.5	3.15		3.15		2.0		2.0				
			5.5	3.85		3.85		2.0		2.0				
V <sub>IL</sub>	Low-level input voltage		3.0		0.90		0.90					V		
			4.5		1.35		1.35		0.8		0.8			
			5.5		1.65		1.65		0.8		0.8			
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OH</sub> = -50μA	3.0	2.9		2.9					V		
				4.5	4.4		4.4		4.4		4.4			
				5.5	5.4		5.4		5.4		5.4			
				I <sub>OH</sub> = -4mA	3.0	2.58		2.48						
					4.5	3.94		3.8		3.94			3.8	
					5.5	4.94		4.8		4.94			4.8	
I <sub>OH</sub> = -24mA	3.0													
	5.5			3.85				3.85						
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OL</sub> = 50μA	3.0		0.1		0.1				V		
				4.5		0.1		0.1		0.1			0.1	
				5.5		0.1		0.1		0.1			0.1	
				I <sub>OL</sub> = 12mA	3.0		0.36		0.44					
					4.5		0.36		0.44		0.36			0.44
					5.5		0.36		0.44		0.36			0.44
I <sub>OL</sub> = 24mA	3.0													
	5.5				1.65				1.65					
I <sub>OL</sub> = 75mA <sup>1</sup>	3.0													
	5.5													
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5		±0.1		±1.0		±0.1		±1.0	μA		
I <sub>OZ</sub>	3-State output off-state current	V <sub>I</sub> = V <sub>I</sub> or V <sub>IH</sub> , V <sub>O</sub> = V <sub>CC</sub> or GND	5.5		±0.5		±5.0		±0.5		±5.0	μA		
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5		8.0		80		8.0		80	μA		
ΔI <sub>CC</sub>	Supply current, TTL inputs High <sup>2</sup>	One input at 3.4V, other inputs at V <sub>CC</sub> or GND	5.5						0.9		1.0	mA		

## NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed 10ms.
- This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0V or V<sub>CC</sub>.

Octal Buffer/Line Driver; 3-State; INV

74AC/ACT11240

AC ELECTRICAL CHARACTERISTICS AT 3.3V ±0.3V

SYMBOL	PARAMETER	WAVEFORM	74AC11240					UNIT
			T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		
			Min	Typ	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay A <sub>n</sub> to $\bar{Y}_n$	1	1.5	7.6	10.5	1.5	11.7	ns
			1.5	6.3	8.6	1.5	9.5	
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low Level	2	1.5	8.2	11.6	1.5	12.7	ns
			1.5	7.6	10.8	1.5	12.0	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low Level	2	1.5	5.5	7.5	1.5	7.8	ns
			1.5	6.7	9.4	1.5	9.8	



AC ELECTRICAL CHARACTERISTICS AT 5.0V ±0.5V

SYMBOL	PARAMETER	WAVEFORM	74AC11240					UNIT
			T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		
			Min	Typ	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay A <sub>n</sub> to $\bar{Y}_n$	1	1.5	5.4	7.5	1.5	8.4	ns
			1.5	4.6	6.6	1.5	7.2	
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low Level	2	1.5	5.7	8.2	1.5	9.2	ns
			1.5	5.3	7.7	1.5	8.7	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low Level	2	1.5	4.7	6.3	1.5	6.6	ns
			1.5	5.2	7.3	1.5	7.7	

AC ELECTRICAL CHARACTERISTICS AT 5.0V ±0.5V

SYMBOL	PARAMETER	WAVEFORM	74ACT11240					UNIT
			T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		
			Min	Typ	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay A <sub>n</sub> to $\bar{Y}_n$	1	1.5	6.5	9.9	1.5	10.6	ns
			1.5	6.0	8.0	1.5	8.7	
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low Level	2	1.5	7.5	11.7	1.5	12.5	ns
			1.5	7.3	11.5	1.5	12.3	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low Level	2	1.5	7.3	9.4	1.5	10.0	ns
			1.5	7.9	10.3	1.5	10.8	

AC WAVEFORMS



Octal Buffer/Line Driver; 3-State; INV

74AC/ACT11240

WAVEFORM CONDITIONS

	INPUTS	OUTPUTS
AC	$V_{IN} = \text{GND to } V_{CC}$ , $V_M = 50\% V_{CC}$	$V_{OUT} = V_{OL} \text{ to } V_{OH}$
ACT	$V_{IN} = \text{GND to } 3.0V$ , $V_M = 1.5V$	$V_M = 50\% V_{CC}$

TEST CIRCUIT

**Test Circuit**

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \cdot V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

**DEFINITIONS**

$C_L$  = Load capacitance, 50pF; includes jig and probe capacitance

$R_L$  = Load resistor, 500 $\Omega$

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators

Input pulses: PRR  $\leq$  10MHz


$t_r = t_f = 3ns$

**SWITCH POSITION**


Packaging Information

T-90-20

14-PIN PLASTIC SMALL OUTLINE (SO)




16-PIN PLASTIC SMALL OUTLINE (SO)




Packaging Information

16-PIN PLASTIC SMALL OUTLINE (SOL)




20-PIN PLASTIC SMALL OUTLINE (SOL)




Packaging Information

24-PIN PLASTIC SMALL OUTLINE (SOL)



28-PIN PLASTIC SMALL OUTLINE (SOL)







Packaging Information

T-90-20

14-PIN PLASTIC DUAL IN-LINE (PDIP)




16-PIN PLASTIC DUAL IN-LINE (PDIP)




Packaging Information

T-90-20

20-PIN PLASTIC DUAL IN-LINE (PDIP)



24-PIN PLASTIC DUAL IN-LINE (PDIP)



Packaging Information

28-PIN PLASTIC DUAL IN-LINE (PDIP) (300-mil-wide)

