Preliminary information

Features

- Organization: 512K×8 or 256K×16
- Sector architecture
  - One 16K; two 8K; one 32K; and seven 64K byte sectors
  - Boot code sector architecture—T (top) or B (bottom)
  - Erase any combination of sectors or full chip
- Single 5.0±0.5V power supply for read/write operations
- Sector protection
- High speed 55/70/90/120/150 ns address access time
- Automated on-chip programming algorithm
  - Automatically programs/verifies data at specified address
- Automated on-chip erase algorithm
  - Automatically preprograms/erases chip or specified sectors
- 10,000 write/erase cycle endurance
- Hardware $\overline{\text{RESET}}$ pin
  - Resets internal state machine to read mode

- Low power consumption
  - 35 mA maximum read current
  - 60 mA maximum program current
  - 1 µA typical standby current ($\overline{\text{RESET}}$ = 0)
- JEDEC standard software, packages and pinouts
  - 48-pin TSOP
  - 44-pin SO
- Detection of program/erase cycle completion
  - DQ7 $\overline{\text{DATA}}$ polling
  - DQ6 toggle bit
  - DQ2 toggle bit
  - RY/$\overline{\text{BY}}$ output
- Erase suspend/resume
  - Supports reading data from or programming data to a sector not being erased
- Low V_{CC} write lock-out below 2.8V

Logic block diagram

Pin arrangement

Selection guide

		29F400-55	29F400-70	29F400-90	29F400-120	29F400-150	Unit
Maximum access time	t_{AA}	55	70	90	120	150	ns
Maximum chip enable access time	t_{CE}	55	70	90	120	150	ns
Maximum output enable access time	t_{OE}	25	30	35	50	55	ns

Flash

Functional description

The AS29F400 is a 4 megabit, 5 volt only Flash memory organized as 512K bytes of 8 bits each or 256K words of 16 bits each. For flexible erase and program capability, the 4 megabits of data is divided into 11 sectors: one 16K byte, two 8K byte, one 32K byte, and seven 64K byte. The ×8 data appears on DQ0–DQ7; the ×16 data appears on DQ0–DQ15. The AS29F400 is offered in JEDEC standard 44-pin SO and 48-pin TSOP packages. This device is designed to be programmed and erased in-system with a single 5.0V V_{CC} supply. The device can also be reprogrammed in standard EPROM programmers.

The AS29F400 offers access times of 55/70/90/120/150 ns, allowing 0-wait state operation of high speed microprocessors. To eliminate bus contention the device has separate chip enable ($\overline{CE}$), write enable ($\overline{WE}$), and output enable ($\overline{OE}$) controls. Word mode (×16 output) is selected by $\overline{BYTE}$ = High and Byte mode (×8 output) is selected by $\overline{BYTE}$ = Low.

The AS29F400 is fully compatible with the JEDEC single power supply Flash standard. Write commands to the command register using standard microprocessor write timings. An internal state-machine uses register contents to control the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Read data from the device in the same manner as other Flash or EPROM devices. Use the program command sequence to invoke the automated on-chip programming algorithm that automatically times the program pulse widths and verifies proper cell margin. Use the erase command sequence to invoke the automated on-chip erase algorithm that preprograms the sector if it is not already programmed before executing the erase operation, times the erase pulse widths, and verifies proper cell margin.

Boot sector architecture enables the device to boot from either the top (AS29F400T) or bottom (AS29F400B) sector. Sector erase architecture allows specified sectors of memory to be erased and reprogrammed without altering data in other sectors. A sector typically erases and verifies within 1.0 seconds. Hardware sector protection disables both program and erase operations in all or any combination of the eleven sectors. The device provides true background erase with Erase Suspend, which puts erase operations on hold to either read data from or program data to a sector that is not being erased. The chip erase command will automatically erase all unprotected sectors.

A factory shipped AS29F400 is fully erased (all bits = 1). The programming operation sets bits to 0. Data is programmed into the array one byte/word at a time in any sequence and across sector boundaries. A sector must be erased to change bits from 0 to 1. Erase returns all bytes/ words in a sector to the erased state (all bits = 1). Each sector is erased individually with no effect on other sectors.

The device features single 5.0V power supply operation for read, write, and erase functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations during power transitions. The RY/$\overline{BY}$ pin, $\overline{DATA}$ polling of DQ7, or toggle bit (DQ6) may be used to detect end of program or erase operations. The device automatically resets to the read mode after program/erase operations are completed. DQ2 indicates which sectors are being erased.

The AS29F400 resists accidental erasure or spurious programming signals resulting from power transitions. Control register architecture permits alteration of memory contents only after successful completion of specific command sequences. During power up, the device is set to read mode with all program/erase commands disabled when V_{CC} is less than V_{LKO} (lockout voltage). The command registers are not affected by noise pulses of less than 5 ns on $\overline{OE}$, $\overline{CE}$, or $\overline{WE}$. $\overline{CE}$ and $\overline{WE}$ must be logical zero and $\overline{OE}$ a logical one to initiate write commands.

When the device's hardware $\overline{RESET}$ pin is driven low, any program/erase operation in progress will be terminated and the internal state machine will be reset to read mode. If the $\overline{RESET}$ pin is tied to the system reset circuitry and a system reset occurs during an automated on-chip program/erase algorithm, data in address locations being operated on will become corrupted and require rewriting. Resetting the device enables the system's microprocessor to read boot-up firmware from the Flash memory.

The AS29F400 uses Fowler-Nordheim tunnelling to electrically erase all bits within a sector simultaneously. Bytes/words are programmed one at a time using EPROM programming mechanism of hot electron injection.

Operating modes

Mode	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	A0	A1	A6	A9	$\overline{RESET}$	DQ
ID read MFR code	L	L	H	L	L	L	V_{ID}	H	Code
ID read device code	L	L	H	H	L	L	V_{ID}	H	Code
Read	L	L	H	A0	A1	A6	A9	H	D_{OUT}
Standby	H	X	X	X	X	X	X	H	High Z
Output disable	L	H	H	X	X	X	X	H	High Z
Write	L	H	L	A0	A1	A6	A9	H	D_{IN}
Enable sector protect	L	V_{ID}	Pulse/L	L	H	L	V_{ID}	H	X
Sector unprotect	L	V_{ID}	Pulse/L	L	H	H	V_{ID}	H	X
Verify sector protect	L	L	H	L	H	L	V_{ID}	H	Code
Temporary sector unprotect	X	X	X	X	X	X	X	V_{ID}	X
Hardware Reset	X	X	X	X	X	X	X	L	High Z

L = Low (<V_{IL}); H = High (>V_{IH}); V_{ID} = 12.0 ± 0.5V; X = don't care; In ×16 mode, $\overline{BYTE}$ = V_{IH}. In ×8 mode, $\overline{BYTE}$ = V_{IL} and DQ8-14 is High Z with DQ15 = A-1(X).

Mode definitions

Item	Description
ID MFR code, device code	Selected by A9 = V_{ID}(11.5–12.5V), $\overline{CE}$ = $\overline{OE}$ = A1 = A6 = L, enabling outputs. When A0 is low (V_{IL}) the output data = 52h, a unique Mfr. code for Alliance Semiconductor Flash products. When A0 is high (V_{IH}), D_{OUT} represents the device code for the 29F400.
Read mode	Selected with $\overline{CE}$ = $\overline{OE}$ = L, $\overline{WE}$ = H. Data is valid in t_{ACC} time after addresses are stable, t_{CE} after $\overline{CE}$ is low and t_{OE} after $\overline{OE}$ is low.
Standby	Selected with $\overline{CE}$ = H. Part is powered down, and I_{CC} reduced to <1.0 mA for TTL input levels and <100 µA for CMOS levels. If activated during an automated on-chip algorithm, the device completes the operation before entering standby.
Output disable	Part remains powered up; but outputs disabled with $\overline{OE}$ pulled high.
Write	Selected with $\overline{CE}$ = $\overline{WE}$ = L, $\overline{OE}$ = H. Accomplish all Flash erasure and programming through the command register. Contents of command register serve as inputs to the internal state machine. Address latching occurs on the falling edge of $\overline{WE}$ or $\overline{CE}$, whichever occurs later. Data latching occurs on the rising edge $\overline{WE}$ or $\overline{CE}$, whichever occurs first. Filters on $\overline{WE}$ prevent spurious noise events from appearing as write commands.
Enable sector protect	Hardware protection circuitry implemented with external programming equipment causes the device to disable program and erase operations for specified sectors.
Sector unprotect	Disables sector protection for all sectors using external programming equipment. All sectors must be protected prior to sector unprotection.
Verify sector protect	Verifies write protection for sector. Sectors are protected from program/erase operations on commercial programming equipment. Determine if sector protection exists in a system by writing the ID read command sequence and reading location XXX02h, where address bits A12–17 select the defined sector addresses. A logical 1 on DQ0 indicates a protected sector; a logical 0 indicates an unprotected sector.
Temporary sector unprotect	Temporarily disables sector protection for in-system data changes to protected sectors. Apply +12V to $\overline{RESET}$ to activate temporary sector unprotect mode. During temporary sector unprotect mode, program protected sectors by selecting the appropriate sector address. All protected sectors revert to protected state on removal of +12V from $\overline{RESET}$.

495

■ ꟻOO3449 OOOꟷ730 494 ■

Item	Description
$\overline{\text{RESET}}$	Resets the interal state machine to read mode. If device is programming or erasing when $\overline{\text{RESET}} = \text{L}$, data may be corrupted.
Deep power down	Hold $\overline{\text{RESET}}$ low to enter deep power down mode (<1 µA CMOS). Recovery time to active mode is 1.5 µs.

Flexible sector architecture

	Bottom boot sector architecture (AS29F400B)			Top boot sector architecture (AS29F400T)		
Sector	×8	×16	Size (Kbytes)	×8	×16	Size (Kbytes)
0	00000h–03FFFh	00000h–01FFFh	16	00000h–0FFFFh	00000h–07FFFh	64
1	04000h–05FFFh	02000h–02FFFh	8	10000h–1FFFFh	08000h–0FFFFh	64
2	06000h–07FFFh	03000h–03FFFh	8	20000h–2FFFFh	10000h–17FFFh	64
3	08000h–0FFFFh	04000h–07FFFh	32	30000h–3FFFFh	18000h–1FFFFh	64
4	10000h–1FFFFh	08000h–0FFFFh	64	40000h–4FFFFh	20000h–27FFFh	64
5	20000h–2FFFFh	10000h–17FFFh	64	50000h–5FFFFh	28000h–2FFFFh	64
6	30000h–3FFFFh	18000h–1FFFFh	64	60000h–6FFFFh	30000h–37FFFh	64
7	40000h–4FFFFh	20000h–27FFFh	64	70000h–77FFFh	38000h–3BFFFh	32
8	50000h–5FFFFh	28000h–2FFFFh	64	78000h–79FFFh	3C000h–3CFFFh	8
9	60000h–6FFFFh	30000h–37FFFh	64	7A000h–7BFFFh	3D000h–3DFFFh	8
10	70000h–7FFFFh	38000h–3FFFFh	64	7C000h–7FFFFh	3E000h–3FFFFh	16

In word mode, there are one 8K word, two 4K word, one 16K word, and seven 32K word sectors. Address range is A17–A-1 if $\overline{\text{BYTE}} = V_{IL}$; address range is A17–A0 if $\overline{\text{BYTE}} = V_{IH}$.

ID Sector address table

	Bottom boot sector address (AS29F400B)						Top boot sector address (AS29F400T)					
Sector	A17	A16	A15	A14	A13	A12	A17	A16	A15	A14	A13	A12
0	0	0	0	0	0	X	0	0	0	X	X	X
1	0	0	0	0	1	0	0	0	1	X	X	X
2	0	0	0	0	1	1	0	1	0	X	X	X
3	0	0	0	1	X	X	0	1	1	X	X	X
4	0	0	1	X	X	X	1	0	0	X	X	X
5	0	1	0	X	X	X	1	0	1	X	X	X
6	0	1	1	X	X	X	1	1	0	X	X	X
7	1	0	0	X	X	X	1	1	1	0	X	X
8	1	0	1	X	X	X	1	1	1	1	0	0
9	1	1	0	X	X	X	1	1	1	1	0	1
10	1	1	1	X	X	X	1	1	1	1	1	X

9003449 0001731 320

READ codes

Mode		A17–A12	A6	A1	A0	Code
MFR code (Alliance Semiconductor)		X	L	L	L	52h
Device code	×8 T boot	X	L	L	H	23h
	×8 B boot	X	L	L	H	ABh
	×16 T boot	X	L	L	H	2223h
	×16 B boot	X	L	L	H	22ABh
Sector protection		Sector address	L	H	L	01h protected 00h unprotected

Key: L =Low (<V$_{IL}$); H = High (>V$_{IH}$); X =Don't care; T = top; B = bottom

Command format

Command sequence		Required bus cycles	1st bus write cycle Address	Data	2nd bus write cycle Address	Data	3rd bus write cycle Address	Data	4th bus write cycle Address	Data	5th bus write cycle Address	Data	6th bus write cycle Address	Data
Reset/Read		1	XXXXh	F0h	Read Address	Read Data								
Reset/Read	×16	4	5555h	AAh	2AAAh	55h	5555h	F0h	Read Address	Read Data				
	×8		AAAAh		5555h		AAAAh							
Autoselect ID Read	×16	4	5555h	AAh	2AAAh	55h	5555h	90h	01h	2223h (T) 22ABh (B)				
	×8		AAAAh		5555h		AAAAh		02h	23h (T) ABh (B)				
	×16/×8								00h MFR code	52h				
	×16								XXX02h	01 = protected				
	×8								XXX04h	00 = unprotected				
Program	×16	4	5555h	AAh	2AAAh	55h	5555h	A0h	Program Address	Program Data				
	×8		AAAAh		5555h		AAAAh							
Chip Erase	×16	6	5555h	AAh	2AAAh	55h	5555h	80h	5555h	AAh	2AAAh	55h	5555h	10h
	×8		AAAAh		5555h		AAAAh		AAAAh		5555h		AAAAh	
Sector Erase	×16	6	5555h	AAh	2AAAh	55h	5555h	80h	5555h	AAh	2AAAh	55h	Sector Address	30h
	×8		AAAAh		5555h		AAAAh		AAAAh		5555h			
Sector Erase Suspend		1	XXXXh	B0h										
Sector Erase Resume		1	XXXXh	30h										

1 Bus operations defined in "Mode definitions," on page 3.

2 Reading from and programming to non-erasing sectors allowed in Erase Suspend mode.

3 Address bit A15 = X = Don't care for all address commands except Program Address and Sector Address.

4 Address bit A16 = X = Don't care for all address commands except Program Address and Sector Address.

5 Address bit A17 = X = Don't care for all address commands except Program Address and Sector Address.

6 System should generate address patterns: ×16 mode - 5555h or 2AAAh to addresses A0–A14; ×8 mode - AAAAh or 5555h to addresses A-1–A14.

Flash

497

Command definitions

Item	Description
Reset/Read	Initiate read or reset operations by writing the Read/Reset command sequence into the command register. This allows the microprocessor to retrieve data from the memory. Device remains in read mode until command register contents are altered.
	Device automatically powers up in read/reset state. This feature allows only reads, therefore ensuring no spurious memory content alterations during power up.
ID Read	AS29F400 provides manufacturer and device codes in two ways. External PROM programmers typically access the device codes by driving +12V on A9. AS29F400 also contains an ID Read command to read the device code with only +5V, since multiplexing +12V on address lines is generally undesirable.
	Initiate device ID read by writing the ID Read command sequence into the command register. Follow with a read sequence from address XXX00h to return MFR code. Follow ID Read command sequence with a read sequence from address XXX01h to return device code.
	To verify write protect status on sectors, read address XXX02h. Sector addresses A17–A12 produce a 1 on DQ0 for protected sector and a 0 for unprotected sector.
	Exit from ID read mode with Read/Reset command sequence.
Hardware Reset	Holding $\overline{RESET}$ low for 500 ns resets the device, terminating any operation in progress; data handled in the operation is corrupted. The internal state machine resets 20 μs after $\overline{RESET}$ is driven low. RY/$\overline{BY}$ remains low until the $\overline{RESET}$ operation is completed. After $\overline{RESET}$ is set high, there is a delay of 1.5 μs for the device to permit read operations.
Byte/word Programming	Programming the AS29F400 is a four bus cycle operation performed on a byte-by-byte or word-by-word basis. Two unlock write cycles precede the Program Setup command and program data write cycle. Upon execution of the program command, no additional CPU controls or timings are necessary. Addresses are latched on the falling edge of $\overline{CE}$ or $\overline{WE}$, whichever is last; data is latched on the rising edge of $\overline{CE}$ or $\overline{WE}$, whichever is first. The AS29F400's automated on-chip program algorithm provides adequate internally-generated programming pulses and verifies the programmed cell margin.
	Check programming status by sampling data on the $\overline{DATA}$ polling (DQ7), toggle bit (DQ6), or RY/$\overline{BY}$ pin. The AS29F400 returns the equivalent data that was written to it (as opposed to complemented data), to complete the programming operation.
	The AS29F400 ignores commands written during programming. A hardware reset occurring during programming may corrupt the data at the programmed location.
	AS29F400 allows programming in any sequence, across any sector boundary. Changing data from 0 to 1 requires an erase operation. Attempting to program data 0 to 1 results in DQ5 = 1 (exceeded programming time limits); reading this data after a read/reset operation returns a 0. When programming time limit is exceeded, DQ5 reads high, and DQ6 continues to toggle. In this state, a Reset command returns the device to read mode.
Chip Erase	Chip erase requires six bus cycles: two unlock write cycles; a setup command, two additional unlock write cycles; and finally the Chip Erase command.
	Chip erase does not require logical 0s to be written prior to erasure. When the automated on-chip erase algorithm is invoked with the Chip Erase command sequence, AS29F400 automatically programs and verifies the entire memory array for an all-zero pattern prior to erase. The AS29F200 returns to read mode upon completion of chip erase unless DQ5 is set high as a result of exceeding time limit.

■ 9003449 0001733 1T3 ■

Item	Description
Sector Erase	Sector erase requires six bus cycles: two unlock write cycles, a setup command, two additional unlock write cycles, and finally the Sector Erase command. Identify the sector to be erased by addressing any location in the sector. The address is latched on the falling edge of $\overline{WE}$; the command, 30h is latched on the rising edge of $\overline{WE}$. The sector erase operation begins after a 80 μs time-out.

To erase multiple sectors, write the Sector Erase command to each of the addresses of sectors to erase after following the six bus cycle operation above. Timing between writes of additional sectors must be <80 μs, or the AS29F400 ignores the command and erasure begins. During the 80 μs time-out period any falling edge of $\overline{WE}$ resets the time-out. Any command (other than Sector Erase or Erase Suspend) during time-out period resets the AS29F400 to read mode, and the device ignores the sector erase command string. Erase such ignored sectors by restarting the Sector Erase command on the ignored sectors.

The entire array need not be written with 0s prior to erasure. AS29F400 writes 0s to the entire sector prior to electrical erase; writing of 0s affects only selected sectors, leaving non-selected sectors unaffected. AS29F400 requires no CPU control or timing signals during sector erase operations.

Automatic sector erase begins after 80 μs time-out from the last rising edge of $\overline{WE}$ from the sector erase command stream and ends when the $\overline{DATA}$ polling (DQ7) is logical 1. $\overline{DATA}$ polling address must be performed on addresses that fall within the sectors being erased. AS29F400 returns to read mode after sector erase unless DQ5 is set high by exceeding the time limit. |
| Erase Suspend | Erase Suspend allows interruption of sector erase operations to read data from or program data to a sector not being erased. Erase suspend applies only during sector erase operations, including the time-out period. Writing an Erase Suspend command during sector erase time-out results in immediate termination of the time-out period and suspension of erase operation.

AS29F400 ignores any commands during erase suspend other than Reset, Program or Erase Resume commands. Use the Reset command to put the device in erase-suspend-read mode if the Erase-Suspend-Program operation fails. Writing the Erase Resume Command continues erase operations. Addresses are DON'T CARE when writing Erase Suspend or Erase Resume commands.

AS29F400 takes 0.2–15 μs to suspend erase operations after receiving Erase Suspend command. To determine completion of erase suspend, either check DQ6 after selecting an address of a sector not being erased, or poll RY/$\overline{BY}$. Check DQ2 in conjunction with DQ6 to determine if a sector is being erased. AS29F400 ignores redundant writes of Erase Suspend.

While in erase-suspend mode, AS29F400 allows reading data (erase-suspend-read mode) from or programming data (erase-suspend-program mode) to any sector not undergoing sector erase, treated as standard read or standard programming mode. AS29F400 defaults to erase-suspend-read mode while an erase operation has been suspended.

Write the Resume command 30h to continue operation of sector erase. AS29F400 ignores redundant writes of the Resume command. AS29F400 permits multiple suspend/resume operations during sector erase. |
| Sector Protect | When attempting to write to a protected sector, $\overline{DATA}$ polling and Toggle Bit 1 (DQ6) are activated for about <1 μs. When attempting to erase a protected sector, $\overline{DATA}$ polling and Toggle Bit 1 (DQ6) are activated for about <5 μs. In both cases, the device returns to read mode without altering the specified sectors. |
| Ready/Busy | RY/$\overline{BY}$ indicates whether an automated on-chip algorithm is in progress (RY/$\overline{BY}$ = low) or completed (RY/$\overline{BY}$ = high). The device does not accept Program/Erase commands when RY/$\overline{BY}$ = low. RY/$\overline{BY}$= high when device is in erase suspend mode. RY/$\overline{BY}$ is an open drain output, enabling multiple RY/$\overline{BY}$ pins to be tied in parallel with a pull up resistor to V_{CC}. |

Flash

■ ዓ00ヨ449 0001734 03T ■

Status operations

$\overline{\text{DATA}}$ polling (DQ7)	Only active during automated on-chip algorithms or sector erase time outs. DQ7 reflects complement of data last written when read during the automated on-chip algorithm (0 during erase algorithm); reflects true data when read after completion of an automated on-chip algorithm (1 after completion of erase agorithm).
Toggle bit 1 (DQ6)	Active during automated on-chip algorithms or sector erase time outs. DQ6 toggles when $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggles, or an Erase Resume command is invoked. DQ6 is valid after the rising edge of the fourth pulse of $\overline{\text{WE}}$ during programming; after the rising edge of the sixth $\overline{\text{WE}}$ pulse during chip erase; after the last rising edge of the sector erase $\overline{\text{WE}}$ pulse for sector erase. For protected sectors, DQ6 toggles for <1 µs during writes, and <5 µs during erase (if all selected sectors are protected).
Exceeding time limit (DQ5)	Indicates unsuccessful completion of program/erase operation (DQ5 = 1). $\overline{\text{DATA}}$ polling remains active; $\overline{\text{CE}}$ powers the device down to 2 mA. If DQ5 = 1 during chip erase, all or some sectors are defective; during sector erase, the sector is defective (in this case, reset the device and execute a program or erase command sequence to continue working with functional sectors); during byte programming, that particular byte is defective. Attempting to program 0 to 1 will set DQ5 = 1.
Sector erase timer (DQ3)	Checks whether sector erase timer window is open. If DQ3 = 1, erase is in progress; no commands will be accepted. If DQ3 = 0, the device will accept sector erase commands. Check DQ3 before and after each Sector Erase command to verify that the command was accepted.
Toggle bit 2 (DQ2)	During sector erase, DQ2 toggles with $\overline{\text{OE}}$ or $\overline{\text{CE}}$ only during an attempt to read a sector being erased. During chip erase, DQ2 toggles with $\overline{\text{OE}}$ or $\overline{\text{CE}}$ for all addresses. If DQ5 = 1, DQ2 toggles only at sector addresses where failure occurred, and will not toggle at other sector addresses. Use DQ2 in conjunction with DQ6 to determine whether device is in auto erase or erase suspend mode.

Write operation status

	Status		DQ7	DQ6	DQ5	DQ3	DQ2	RY/$\overline{\text{BY}}$
In progress	Auto programming (byte/word)		$\overline{\text{DQ7}}$	Toggle	0	0	No toggle	0
	Program/erase in auto erase		0	Toggle	0	1	Toggle[†]	0
	Erase suspend mode	Read erasing sector	1	No toggle	0	0	Toggle	1
		Read non-erasing sector	Data	Data	Data	Data	Data	1
		Program in erase suspend	$\overline{\text{DQ7}}$	Toggle	0	0	Toggle[†]	0
Exceeded time limits	Auto programming (byte/word)		$\overline{\text{DQ7}}$	Toggle	1	NA	No toggle	1
	Program/erase in auto erase		0	Toggle	1	1	Toggle[‡]	1
	Program in erase suspend		$\overline{\text{DQ7}}$	Toggle	1	NA	No toggle[‡]	1

[†]Toggles with $\overline{\text{OE}}$ or $\overline{\text{CE}}$ only for erasing or erase suspended sector addresses.

[‡]Toggles only if DQ5 = 1 and address applied is within sector that exceeded timing limits.

DQ8–DQ15 = Don't care in ×16 mode.

■ **9003449 0001735 T76** ■

Flash

Automated on-chip programming algorithm

Automated on-chip erase algorithm

Write program command sequence
(see below)

↓

$\overline{DATA}$ poll device

↓

Verify byte? — NO

↓ YES

Programming completed

Program command sequence
×16 mode (address/command):

5555h/AAh

↓

2AAAh/55h

↓

5555h/A0h

↓

Program address/program data

Write erase command sequence
(see below)

↓

$\overline{DATA}$ polling or toggle bit
successfully completed

↓

Erase complete

Chip erase command sequence
×16 mode (address/command):

5555h/AAh

↓

2AAAh/55h

↓

5555h/80h

↓

5555h/AAh

↓

2AAAh/55h

↓

5555h/10h

Sector erase command sequence
×16 mode (address/command):

5555h/AAh

↓

2AAAh/55h

↓

5555h/80h

↓

5555h/AAh

↓

2AAAh/55h

↓

Sector address/30h

↓

Sector address/30h

Optional multiple
sector erase commands[†]

Sector address/30h

† The system software should check the status of DQ3 prior to and
following each subsequent sector erase command to ensure command
completion. The device may not have accepted the command if DQ3 is
high on second status check.

501

Flash

$\overline{DATA}$ polling algorithm

Toggle bit algorithm

† VA = Byte address for programming. VA = any of the sector addresses within the sector being erased during Sector Erase. VA = valid address equals any non-protected sector group address during Chip Erase.

‡ DQ7 rechecked even if DQ5 = 1 because DQ5 and DQ7 may not change simultaneously.

†DQ6 rechecked even if DQ5 = 1 because DQ6 may stop toggling when DQ5 changes to 1.

9003449 0001737 849

Temporary sector unprotect

Parameter	Symbol	All speeds	Unit
V_{ID} rise and fall time	t_{VIDR}	500 (min)	ns
RESET# setup time for temporary sector unprotect	t_{RSP}	4 (min)	μs

Temporary sector unprotect waveform

DC electrical characteristics

$V_{CC} = 5.0 \pm 0.5V$

| Parameter	Symbol	Test conditions	Min	Max	Unit
Input load current	I_{LI}	$V_{IN} = V_{SS}$ to V_{CC}, $V_{CC} = V_{CC\ MAX}$	-	±1	μA
A9 Input load current	I_{LIT}	$V_{CC} = V_{CC\ MAX}$, A9 = 12.5V		90	μA
Output leakage current	I_{LO}	$V_{OUT} = V_{SS}$ to V_{CC}, $V_{CC} = V_{CC\ MAX}$	-	±1	μA
Output short circuit current [1]	I_{OS}	$V_{OUT} = 0.5V$	-	200	mA
Active current, read @ 6MHz [2]	I_{CC}	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$	-	35	mA
Active current, program/erase [3]	I_{CC2}	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$	-	50	mA
Standby current (TTL)	I_{SB1}	$\overline{CE} = \overline{OE} = V_{IH}$, $V_{CC} = V_{CCMAX}$, $\overline{RESET} = V_{IH}$	-	1.0	mA
Standby current (CMOS)	I_{SB2}	$\overline{CE} = V_{CC} + 0.5V$, $\overline{OE} = V_{IH}$, $V_{CC} = V_{CC\ MAX}$, $\overline{RESET} = VCC \pm 0.5V$	-	350	μA
Deep power down current	I_{SB3}	$\overline{RESET} = V_{SS} \pm 0.3V$	-	5.0	μA
Input low voltage	V_{IL}		-0.5	0.8	V
Input high voltage	V_{IH}		2.0	$V_{CC} + 0.5$	V
Output low voltage	V_{OL}	$I_{OL} = 5.8mA$, $V_{CC} = V_{CC\ MIN}$	-	0.45	V
Output high voltage	V_{OH1}	$I_{OH} = -2.5$ mA, $V_{CC} = V_{CC\ MIN}$	2.4	-	V
	V_{OH2}	$I_{OH} = -100$ μA, $V_{CC} = V_{CC\ MIN}$	$V_{CC} - 0.4$	-	V
Low V_{CC} lock out voltage	V_{LKO}		2.8	4.2	V
Input HV select voltage	V_{ID}		11.5	12.5	V

1 Not more than one output tested simultaneously. Duration of the short circuit must not be >1 second. $V_{OUT} = 0.5V$ was selected to avoid test problems caused by tester ground degradation. (This parameter is sampled and not 100% tested, but guaranteed by characterization.)

2 The I_{CC} current listed includes both the DC operating current and the frequency dependent component (@ 6 MHz). The frequency component typically is less than 2 mA/MHz with $\overline{OE}$ at V_{IH}.

3 I_{CC} active while program or erase operations are in progress.

Key to switching waveforms

▨ Rising input   ▨ Falling input   ▨ Undefined output/don't care

■ ٩003449 0001738 785 ■

Maximum negative overshoot waveform

+0.8V
-0.5V

20 ns 20 ns 20 ns

-2.0V

Maximum positive overshoot waveform

V_{CC}+2.0V

V_{CC}+0.5V
+2.0V

20 ns 20 ns 20 ns

AC parameters: read cycle

JEDEC Symbol	Std Symbol	Parameter	-55 Min	-55 Max	-70 Min	-70 Max	-90 Min	-90 Max	-120 Min	-120 Max	-150 Min	-150 Max	Unit
t_{AVAV}	t_{RC}	Read cycle time	55	-	70	-	90	-	120	-	150	-	ns
t_{AVQV}	t_{ACC}	Address to output delay	-	55	-	70	-	90	-	120	-	150	ns
t_{ELQV}	t_{CE}	Chip enable to output	-	55	-	70	-	90	-	120	-	150	ns
t_{GLQV}	t_{OE}	Output enable to output	-	25	-	30	-	35	-	50	-	55	ns
t_{EHQZ}	t_{DF}	Chip enable to output High Z	-	15	-	20	-	20	-	30	-	35	ns
t_{GHQZ}	t_{DF}	Output enable to output High Z	-	15	-	20	-	20	-	30	-	35	ns
t_{AXQX}	t_{OH}	Output hold time from addresses, first occurrence of $\overline{CE}$ or $\overline{OE}$	0	-	0	-	0	-	0	-	0	-	ns
	$t_{ELFL/ELFH}$	$\overline{CE}$ to $\overline{BYTE}$ transition low/high	-	5	-	5	-	5	-	5	-	5	ns
t_{PHQV}	t_{PWH}	$\overline{RESET}$ high to output delay	-	1.5	-	1.5	-	1.5	-	1.5	-	1.5	µs
	t_{BDEL}	BYTE switching to valid data	-	55	-	70	-	90	-	120	-	150	ns
	t_{FLQZ}	BYTE low to DQ8–DQ15 tri-state	25	-	30	-	35	-	50	-	55	-	ns

Read waveform

9003449 0001739 611

Flash

AC parameters — write cycle

$\overline{WE}$ controlled

JEDEC Symbol	Std Symbol	Parameter		-55 Min	-55 Max	-70 Min	-70 Max	-90 Min	-90 Max	-120 Min	-120 Max	-150 Min	-150 Max	Unit
t_{AVAV}	t_{WC}	Write cycle time		55	-	70	-	90	-	120	-	150	-	ns
t_{AVWL}	t_{AS}	Address setup time		0	-	0	-	0	-	0	-	0	-	ns
t_{WLAX}	t_{AH}	Address hold time		40	-	45	-	45	-	50	-	50	-	ns
t_{DVWH}	t_{DS}	Data setup time		25	-	30	-	45	-	50	-	50	-	ns
t_{WHDX}	t_{DH}	Data hold time		0	-	0	-	0	-	0	-	0	-	ns
	t_{OES}	Output enable setup time		0	-	0	-	0	-	0	-	0	-	ns
	t_{OEH}	Output enable hold time: Toggle and data polling		10	-	10	-	10	-	10	-	10	-	ns
	t_{READY}	$\overline{RESET}$ pin low to read mode		-	20	-	20	-	20	-	20	-	20	μs
	t_{RP}	$\overline{RESET}$ pulse		500	-	500	-	500	-	500	-	500	-	ns
t_{GHWL}	t_{GHWL}	Read recover time before write		0	-	0	-	0	-	0	-	0	-	ns
t_{ELWL}	t_{CS}	$\overline{CE}$ setup time		0	-	0	-	0	-	0	-	0	-	ns
t_{WHEH}	t_{CH}	$\overline{CE}$ hold time		0	-	0	-	0	-	0	-	0	-	ns
t_{WLWH}	t_{WP}	Write pulse width		35	-	35	-	45	-	50	-	50	-	ns
t_{WHWL}	t_{WPH}	Write pulse width high		20	-	20	-	20	-	20	-	20	-	ns
t_{WHWH1}	t_{WHWH1}	Programming time — Byte		6	-	6	-	6	-	6	-	6	-	μs
		Programming time — Word		10	-	10	-	10	-	10	-	10	-	μs
t_{WHWH2}	t_{WHWH2}	Erase time		0.3	-	0.3	-	0.3	-	0.3	-	0.3	-	sec

Write waveform

$\overline{WE}$ controlled

AC parameters—write cycle 2

$\overline{CE}$ controlled

JEDEC Symbol	Std Symbol	Parameter		-55 Min	-55 Max	-70 Min	-70 Max	-90 Min	-90 Max	-120 Min	-120 Max	-120 Min	-120 Max	Unit
t_{AVAV}	t_{WC}	Write cycle time		55	-	70	-	90	-	120	-	150	-	ns
t_{AVEL}	t_{AS}	Address setup time		0	-	0	-	0	-	0	-	0	-	ns
t_{ELAX}	t_{AH}	Address hold time		40	-	45	-	45	-	50	-	50	-	ns
t_{DVEH}	t_{DS}	Data setup time		25	-	30	-	45	-	50	-	50	-	ns
t_{EHDX}	t_{DH}	Data hold time		0	-	0	-	0	-	0	-	0	-	ns
	t_{OES}	Output enable setup time		0	-	0	-	0	-	0	-	0	-	ns
	t_{OEH}	Output enable hold time: Read		0	-	0	-	0	-	0	-	0	-	ns
		Output enable hold time: Toggle and data polling		10	-	10	-	10	-	10	-	10	-	ns
t_{GHEL}	t_{GHEL}	Read recover time before write		0	-	0	-	0	-	0	-	0	-	ns
t_{WLEL}	t_{WS}	$\overline{WE}$ setup time		0	-	0	-	0	-	0	-	0	-	ns
t_{EHWH}	t_{WH}	$\overline{WE}$ hold time		0	-	0	-	0	-	0	-	0	-	ns
t_{ELEH}	t_{CP}	$\overline{CE}$ pulse width		35	-	35	-	45	-	50	-	50	-	ns
t_{EHEL}	t_{CPH}	$\overline{CE}$ pulse width high		20	-	20	-	20	-	20	-	20	-	ns
t_{WHWH1}	t_{WHWH1}	Programming time	Byte	6	-	6	-	6	-	6	-	6	-	µs
			Word	10	-	10	-	10	-	10	-	10	-	µs
t_{WHWH2}	t_{WHWH2}	Erase time		0.3	-	0.3	-	0.3	-	0.3	-	0.3	-	sec

Write waveform 2

$\overline{CE}$ controlled

■ 9003449 0001741 27T ■

Flash

Erase waveform

×16 mode

$\overline{RESET}$ waveform

RY/$\overline{BY}$ waveform

Flash

$\overline{DATA}$ polling waveform

Toggle bit waveform

Erase and programming performance

Parameter	Limits			Unit
	Min	Typical	Max	
Sector erase and verify-1 time (excludes 00h programming prior to erase)	-	1.0	-	sec
Word programming time	-	11	-	µs
Byte program time	-	7	-	µs
Chip programming time	-	2.5	-	sec
Erase/program cycles	-	-	10,000	cycles

Latchup tolerance

Parameter	Min	Max	Unit
Input voltage with respect to V_{SS} on A9, $\overline{OE}$, and $\overline{RESET}$ pin	-1.0	+13.0	V
Input voltage with respect to V_{SS} on all DQ, address and control pins	-1.0	V_{CC}+1.0	V
Current	-100	+100	mA

Includes all pins except V_{CC}. Test conditions: V_{CC} = 5.0V, one pin at a time.

AC test conditions

Test condition	-170	-200	Unit
Output load	1 TTL gate		
Input rise and fall times	5		ns
Input pulse levels	0.0-2.0		V
Input timing measurement reference levels	1.0		V
Output timing measurement reference levels	1.0		

■ 9003449 0001743 042 ■

Recommended operating conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	+4.5	5.0	+5.5	V
	V_{SS}	0	0	0	V
Input voltage	V_{IH}	2.0	-	$V_{CC} + 0.5$	V
	V_{IL}	−0.5	-	0.8	V

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage (Input or DQ pin)	V_{IN}	−2.0	+7.0	V
Input voltage (A9 pin, $\overline{OE}$, $\overline{RESET}$)	V_{IN}	−2.0	+13.0	V
Power supply voltage	V_{CC}	-0.5	+5.5	V
Operating temperature	T_{OPR}	−55	+125	°C
Storage temperature (plastic)	T_{STG}	−65	+125	°C
Short circuit output current	I_{OUT}	-	200	mA

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TSOP pin capacitance

Symbol	Parameter	Test setup	Typ	Max	Unit
C_{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C_{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	pF

SO pin capacitance

Symbol	Parameter	Test setup	Typ	Max	Unit
C_{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C_{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	pF

Data retention

Parameter	Temp.(°C)	Min	Unit
Minimum pattern data retention time	150°	10	years
	125°	20	years

Flash

Package dimensions

48-pin TSOP

	min (mm)	max (mm)
a	–	1.20
b	–	0.25
c	0.5	0.7
d	0.1	0.21
e	18.30	18.50
f	19.80	20.20
g	11.90	12.10
h	0.95	1.05
i	0.05	0.15
j	–	0.50

44-pin SO

	min (mm)	max (mm)
m	28.00	28.40
n	0.35	0.50
o	0.10	0.35
p	2.17	2.45
q	–	2.80
r	1.27	–
s	13.10	13.50
t	15.70	16.30
u	0.06	1.00
w	0.10	0.21

Flash

9003449 0001745 915

AS29F400 ordering codes

Package \ Access Time	55ns (commercial only)	70 ns (commercial/industrial)	90 ns (commercial/industrial)	120 ns (commercial/industrial)	150 ns (commercial/industrial)
TSOP, 12×20 mm, 48-pin	AS29F400B-55TC	AS29F400B-70TC AS29F400B-70TI	AS29F400B-90TC AS29F400B-90TI	AS29F400B-120TC AS29F400B-120TI	AS29F400B-150TC AS29F400B-150TI
	AS29F400T-55TC	AS29F400T-70TC AS29F400T-70TI	AS29F400T-90TC AS29F400T-90TI	AS29F400T-120TC AS29F400T-120TI	AS29F400T-150TC AS29F400T-150TI
SO, 600 mil wide, 44-pin	AS29F400B-55SC	AS29F400B-70SC AS29F400B-70SI	AS29F400B-90SC AS29F400B-90SI	AS29F400B-120SC AS29F400B-120SI	AS29F400B-150SC AS29F400B-150SI
	AS29F400T-55SC	AS29F400T-70SC AS29F400T-70SI	AS29F400T-90SC AS29F400T-90SI	AS29F400T-120SC AS29F400T-120SI	AS29F400T-150SC AS29F400T-150SI

AS29F400 part numbering system

AS29	X	400	X	–XXX	X	X
Flash EEPROM prefix	F = 5V LV = 3V LL = 2.5V	Device number	B (bottom) or T (top) boot block	Address access time	Package: S= SO T= TSOP	Temperature range: C = Commercial: 0°C to 70°C I = Industrial: -40°C to 85°C

Flash

9003449 0001746 851

Package diagrams

Plastic dual in-line package (PDIP)

	20-pin 300 mil Min	20-pin 300 mil Max	28-pin 300 mil Min	28-pin 300 mil Max	32-pin 300 mil Min	32-pin 300 mil Max	32-pin 400 mil Min	32-pin 400 mil Max	32-pin 600 mil Max	32-pin 600 mil Max
A	-	0.175	-	0.175	-	0.180	-	0.200	-	0.210
A1	0.010	-	0.010	-	0.015	-	0.015	-	0.010	-
B	0.046	0.054	0.058	0.064	0.045	0.055	0.045	0.065	0.048	0.054
b	0.018	0.024	0.016	0.022	0.015	0.021	0.014	0.022	0.016	0.022
c	0.008	0.014	0.008	0.014	0.008	0.012	0.009	0.015	0.008	0.014
D	-	0.980	-	1.400	-	1.571	-	1.620	-	1.660
E	0.290	0.310	0.295	0.320	0.300	0.325	0.390	0.425	0.590	0.610
E1	0.263	0.293	0.278	0.298	0.280	0.295	0.340	0.390	0.545	0.555
e	0.100 BSC		0.100 BSC		0.100 BSC		0.100 BSC		0.100 BSC	
eA	0.310	0.350	0.330	0.370	0.330	0.370	0.430	0.470	0.630	0.670
L	0.110	0.130	0.120	0.140	0.110	0.142	0.118	0.162	0.12	0.14
α	0°	15°	0°	15°	0°	15°	0°	15°	0°	15°
S	-	0.040	-	0.055	-	0.043	-	0.065	-	0.085

Dimensions in inches

Pin 1

Seating Plane

Plastic small outline J-bend (SOJ)

	20/26-pin 300 mil Min	20/26-pin 300 mil Max	24/26-pin 300 mil Min	24/26-pin 300 mil Max	28-pin 300 mil Min	28-pin 300 mil Max	32-pin 300 mil Min	32-pin 300 mil Max	28-pin 400 mil Min	28-pin 400 mil Max	32-pin 400 mil Min	32-pin 400 mil Max	36-pin 400 mil Min	36-pin 400 mil Max	40-pin 400 mil Min	40-pin 400 mil Max	42-pin 400 mil Min	42-pin 400 mil Max	44-pin 400 mil Min	44-pin 400 mil Max
A	-	0.140	-	0.148	-	0.140	-	0.145	0.132	0.146	-	0.145	-	-	-	0.145	0.128	0.148	0.128	0.148
A1	0.020	-	0.026	-	0.025	-	0.025	-	0.062	-	0.025	-	-	-	0.025	-	0.025	-	0.025	-
A2	0.095	0.105	0.106 NOM		0.095	0.105	0.086	0.105	0.105	115	0.086	0.115	0.102 NOM		0.086	0.115	1.105	1.115	1.105	1.115
B	0.025	0.032	0.015	0.020	0.028 TYP		0.026	0.032	0.024	0.032	0.026	0.032	-	0.032	0.026	0.032	0.026	0.032	0.026	0.032
b	0.016	0.022	0.028 NOM		0.018 TYP		0.014	0.020	0.013	0.021	0.015	0.020	0.013	0.021	0.015	0.022	0.015	0.020	0.015	0.020
c	0.008	0.014	0.006	0.008	0.010 TYP		0.006	0.013	0.005	0.012	0.007	0.013	-	-	0.007	0.014	0.007	**0.013**	0.007	**0.013**
D	-	0.686	0.670	0.680	-	0.730	0.820	0.830	0.720	0.729	0.820	0.830	0.920	0.930	1.015	1.035	1.070	1.080	1.120	1.130
E	0.245	0.285	0.255	0.275	0.245	0.285	0.250	0.275	0.354	0.378	0.360	0.380	0.350	0.390	0.348	0.390	0.370 NOM		0.370 NOM	
E1	0.295	0.305	0.295	0.305	0.295	0.305	0.292	0.305	0.395	0.405	0.395	0.405	0.400 NOM		0.395	0.405	0.395	0.405	0.395	0.405
E2	0.327	0.347	0.328	0.339	0.327	0.347	0.330	0.340	0.430	0.440	0.435	0.445	0.435	0.445	0.435	0.445	0.435	0.445	0.435	0.445
e	0.050 BSC		0.050 BSC		0.050 BSC		0.050 BSC		0.050 BSC		0.050 BSC		0.045	**0.055**	0.050 BSC		0.050 NOM		0.050 NOM	

Dimensions in inches


Pin 1

Seating Plane

9003449 0001832 148

Package diagrams

Thin small outline package (TSOP-I)

	28-pin 8×13.4 Min	28-pin 8×13.4 Max	32-pin 8×20 Min	32-pin 8×20 Max	40-pin 10×20 Min	40-pin 10×20 Max	48-pin 12×20 Min	48-pin 12×20 Max
A	--	1.20	–	1.20	–	1.20	--	1.27
A1	0.05	0.15	0.05	0.15	0.05	0.15	0.05	0.20
A2	0.90	1.05	0.90	1.05	0.95	1.05	0.95	1.05
b	0.17	0.27	0.17	0.23	0.17	0.27	0.1	0.3
c	0.10	-	0.10	-	0.10	0.20	0.15 nominal	
D	11.70	11.90	18.20	18.60	18.30	18.50	18.30	18.50
e	0.55 nominal		0.50 nominal		0.50 nominal		0.50 nominal	
E	8.0 nominal		7.80	8.20	9.90	10.10	11.90	12.10
Hd	13.20	13.60	19.80	20.20	19.80	20.20	19.80	20.20
L	0.30	0.70	0.40	0.60	0.50	0.70	0.40	0.60
α	0°	5°	1°	5°	0°	5°	0°	5°

Dimensions in millimeters

pin 22 — pin 21 / pin 7 — pin 8
28-pin

pin 1 — pin 32 / pin 16 — pin 17
32-pin

pin 1 — pin 40 / pin 20 — pin 21
40-pin

pin 1 — pin 48 / pin 24 — pin 25
48-pin

Thin small outline package (TSOP II)

	44-pin TSOP II Min (mm)	44-pin TSOP II Max (mm)	50-pin TSOP II Min (mm)	50-pin TSOP II Max (mm)	54-pin TSOP II Min (mm)	54-pin TSOP II Max (mm)
A	–	1.2	–	1.2	–	1.2
A1	0.05	–	0.05	–	0.05	–
A2	0.95	1.05	0.95	1.05	0.95	1.05
b	0.25	0.45	0.25	0.45	0.25	0.45
c	0.15 (typical)		0.10	0.25	0.10	0.25
D	18.31	18.51	20.85	21.05	22.22	22.72
E	10.06	10.26	10.06	10.26	10.06	10.26
e	0.80 (typical)		0.80 (typical)		0.80 (typical)	
Hₑ	11.56	11.96	11.56	11.96	11.56	11.96
l	0.40	0.60	0.40	0.60	0.40	0.60

*ranges encompass both 44/50 and 50/50 pin configurations.

pin 22 — pin 1 / pin 23 — pin 44
44-pin

pin 25 — pin 1 / pin 26 — pin 50
50-pin

pin 27 — pin 1 / pin 28 — pin 54
54-pin

9003449 0001833 084

Plastic small outline package (PSOP)

44-pin PSOP	Min (mm)	Max (mm)
A	–	3.00
A_1	0.10	–
A_2	2.57	2.81
b	0.35	0.50
c	0.20 (typical)	
d	28.37	28.63
e	12.47	12.72
E	1.27 (typical)	
H_e	15.74	16.34
l	0.6	1.0

208-pin plastic quad flat pack (PQFP)

2.6 mm	Min	Max
A1	0.05	0.50
A2	3.17	3.47
b	0.10	0.30
c	0.10	0.20
D	27.87	28.10
E	27.87	28.10
e	0.50	
Hd	30.35	30.85
He	30.35	30.85
L	0.40	0.75
L1	1.30	
α	0°	7°
γ	-	0.15

Dimensions in millimeters [inch]

Lead Coplanarity .100 [.004]

9003449 0001834 T10

100-pin quad flat pack (PQFP and TQFP)

	(P)QFP		TQFP	
	Min	Max	Min	Max
A1	0.25	0.45	0.05	0.15
A2	2.57	2.87	1.35	1.45
b	0.20	0.40	0.22	0.38
c	0.10	0.20	0.09	0.20
D	13.90	14.10	13.90	14.10
E	19.90	20.10	19.90	20.10
e	0.65 nominal		0.65 nominal	
Hd	17.00	17.40	15.90	16.10
He	23.00	23.40	21.90	22.10
L	0.65	0.95	0.45	0.75
L1	1.60 nominal		1.00 nominal	
α	0°	10°	0°	7°

Dimensions in millimeters

100-pin PQFP and TQFP PCB land pattern

Symbol	Description	TQFP/PQFP	
		Min	Max
C1	Reference	15.98 ref.	
C2	Reference	21.98 ref.	
D1	Reference	12.35 ref.	
D2	Reference	18.85 ref.	
e	Pad pitch	0.65	
G1	Pad inner dimension	13.69	13.79
G2	Pad inner dimension	19.69	19.79
N	Pad count	100	
X	Pad width	0.35	0.38
Y	Pad length	2.24 ref.	
Z1	Pad outer dimension	18.16	18.26
Z2	Pad outer dimension	24.16	24.26

Controlling dimension: mm.

This land pattern accommodates both PQFP and TQFP packages.

## Notes on land pattern

1   Pad requirement to accommodate two package types is larger than for one package type.
2   All dimensioning and tolerancing conform to ANSI Y14.5M-1982. Dimensions in mm.
3   Datums A--B and --D-- to be determined from the center two leads.
4   Based on the surface mount Design and Land Pattern Standard in IPC-SM-782 rev. A, subsection 11.3, 8/93 for PQFP.

■ 9003449 0001835 957 ■

Plastic leaded chip carrier (PLCC)

	32-pin PLCC
	typical (inch)
a	0.49
b	0.45
c	0.59
d	0.55
e	0.51
f	0.09
g	0.14
h	0.11
i	0.41
j	0.004

JEDEC outline   MS-016 AE
Body size   0.450 in. × 0.550 in.
Package thickness   0.110 in.
Board standoff   0.020 in. (min)
Lead pitch   0.050 in.
Coplanarity   0.004 in. (max)

Plastic ball grid array (PBGA) package dimensions

256/272 pin BGA. Bottom view. All dimensions in mm.

Top view.

9003449 0001836 893