

3.3V CMOS OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74LVCH646A

FFATURFS:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;
 - > 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.65mm pitch SSOP, 0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of 40°C to +85°C
- VCC = $3.3V \pm 0.3V$, Normal Range
- VCC = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVCH646A:

- High Output Drivers: ±24mA
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems

DESCRIPTION:

The LVCH646A device consists of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or

B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input.

Output-enable (\overline{OE}) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port is stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode $(\overline{OE}$ high), A data is stored in one register and B data can be stored in the other register. When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.


The LVCH646A has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device as a translator in a mixed 3.3 V/5 V system environment.

The LVCH646A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.


FUNCTIONAL BLOCK DIAGRAM



EXTENDED COMMERCIAL TEMPERATURE RANGE

OCTOBER 1999

PIN CONFIGURATION



PIN DESCRIPTION

Pin Names	Description
Ax	Data Register A Inputs (1)
	Data Register B Outputs
Вх	Data Register B Inputs ⁽¹⁾
	Data Register A Outputs
CLKAB, CLKBA	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
ŌĒ	Output-enable Input
DIR	Direction-control Input

NOTE:

 These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
Tstg	Storage Temperature	- 65 to +150	°C
Іоит	DC Output Current	- 50 to +50	mA
lik	Continuous Clamp Current,	- 50	mA
Іок	VI < 0 or Vo < 0		
Icc	Continuous Current through	±100	mA
Iss	each Vcc or GND		81 VC

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	5.5	8	pF
CI/O	I/O Port	VIN = 0V	6.5	8	pF
	Capacitance				8LVC Link

NOTE:


1. As applicable to the device type.

FUNCTION TABLE (1)


Inputs					Data	a I/O		
ŌĒ	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	Operation or Function
Χ	Χ	1	Χ	Χ	Х	Input	Unspecified ⁽²⁾	Store A, B unspecified ⁽²⁾
Χ	Χ	Х	↑	Χ	Х	Unspecified ⁽²⁾	Input	Store B, A unspecified ⁽²⁾
Н	Χ	↑	↑	Х	Х	Input	Input	Store A and B data
Н	Χ	H or L	H or L	Χ	Χ	Input disabled	Input disabled	Isolation, hold storage
Г	L	Х	Χ	Χ	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
L	Н	Х	Χ	L	Х	Input	Output	Real Time A data to B bus
1	Н	H or I	Χ	Н	X	Input	Output	Stored A data to B bus

NOTES:


- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - ↑ = LOW-to-HIGH Transition
- 2. The data output functions may be enabled or disabled by various signals at the $\overline{\text{OE}}$ or DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.




REAL-TIMETRANSFER BUS B TO BUS A



STORAGE FROM A, B, OR A AND B



REAL-TIMETRANSFER BUS A TO BUS B



TRANSFER STORED DATA
TO A AND/OR B⁽¹⁾

NOTE:

1. LVCH646A cannot transfer data to A bus and B bus simultaneously.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = - 40°C To +85°C

Symbol	Parameter	Т	est Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	-	V
		Vcc = 2.7V to 3.6V		2	_	_	1
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	†
lih lil	Input Leakage Current	VCC = 3.6V	VI = 0 to 5.5V	_	_	±5	μΑ
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μA
lozl	(3-State Output pins)						
loff	Input/Output Power Off Leakage	Vcc = 0V, Vin or Vo	≤ 5.5V	_	_	±50	μA
Vik	Clamp Diode Voltage	Vcc = 2.3V, lin = -1	8mA	_	- 0.7	- 1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH	Quiescent Power Supply Current	VCC = 3.6V	VIN = GND or Vcc	_	_	10	μΑ
Iccz			$3.6 \le VIN \le 5.5V^{(2)}$	_	_	10	1
Δlcc	Quiescent Power Supply Current Variation	·	One input at Vcc - 0.6V, other inputs at Vcc or GND		_	500	μA 8LVC Link

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test C	Min.	Typ. ⁽²⁾	Max.	Unit	
Івнн	Bus-Hold Input Sustain Current	Vcc = 3.0V	VI = 2.0V	- 75	_	_	μΑ
IBHL			VI = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	Vi = 1.7V	_	_	_	μA
IBHL			VI = 0.7V	_	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	± 500	μA
Івньо							
							8LVC Link

NOTES:

1. Pins with Bus-hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Cor	nditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	IOH = - 12mA	1.7	ı	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	IOH = - 24mA	2.2	ı	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IOL = 0.1mA		0.2	٧
		Vcc = 2.3V	IOL = 6mA	_	0.4	
			IOL = 12mA	_	0.7	
		Vcc = 2.7V	IOL = 12mA	_	0.4	
		Vcc = 3.0V	IOL = 24mA	_	0.55	

NOTE:

OPERATING CHARACTERISTICS, Vcc = $3.3V \pm 0.3V$, $T_A = 25$ °C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power dissipation capacitance per transceiver Outputs enabled	CL = 0pF, f = 10Mhz	75	pF
CPD	Power dissipation capacitance per transceiver Outputs disabled		9	pF

SWITCHING CHARACTERISTICS (1)

		$Vcc = 2.5V \pm 0.2V$		Vcc =	Vcc = 2.7V		$Vcc = 3.3V \pm 0.3V$	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fmax		_	_	150	_	150	_	MHz
tplh	Propagation Delay	_	_	_	7.9	1.4	7.4	ns
tphl	Ax or Bx to Bx or Ax							
tplh	Propagation Delay	_	_	_	8.8	1.3	8.4	ns
tphl	CLK to Ax or Bx							
tplh	Propagation Delay	_	_	_	9.9	1.4	8.6	ns
tphl	SBA or SAB to Ax or Bx							
tpzh	Output Enable Time	_	_	_	10.2	1	8.2	ns
tpzl	OE to Ax							
tphz	Output Disable Time	_	_	_	8.9	1	7.5	ns
tplz	OE to Ax							
tpzh	Output Enable Time	_	_	_	10.4	1.2	8.3	ns
tpzl	DIR to Bx							
tphz	Output Disable Time	_	_	_	8.7	1.1	7.9	ns
tplz	DIR to Bx							
tw	Pulse Duration	_	_	3.3	_	3.3	_	ns
tsu	Setup Time, data before CLK↑		_	1.6	_	1.5	_	ns
tH	Hold Time, data after CLK↑	_	_	1.7	_	1.7	_	ns
tsk(o)	Output Skew ⁽²⁾	_	_	_		_	500	ps

NOTES:

- 1. See test circuits and waveforms. $TA = -40^{\circ}C$ to $+85^{\circ}C$.
- 2. Skew between any two outputs of the same package and switching in the same direction.


^{1.} VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to +85°C.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

	120100110110						
Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	$Vcc^{(1)} = 2.7V$	$Vcc^{(2)} = 2.5V \pm 0.2V$	Unit			
VLOAD	6	6	2 x Vcc	٧			
VIH	2.7	2.7	Vcc	٧			
VT	1.5	1.5	Vcc/2	٧			
VLZ	300	300	150	mV			
VHZ	300	300	150	mV			
CL	50	50	30	pF			
	•	•	81	LVC Link			

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

CL= Load capacitance: includes jig and probe capacitance.

 $\mathsf{RT} = \mathsf{Termination}$ resistance: should be equal to Zout of the Pulse Generator.


NOTES:

- 1. Pulse Generator for All Pulses: Rate ≤ 10MHz: tF ≤ 2.5ns: tR ≤ 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain	VLOAD
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open
	8LVC Link

OUTPUT SKEW - tsk (x)




tsk(x) = |tplh2 - tplh1| or |tphl2 - tphl1|

NOTES:


1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank

PROPAGATION DELAY



ENABLE AND DISABLE TIMES




NOTE:


8LVC Link

 Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH



ORDERING INFORMATION





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*