

FEMTOCLOCK™ CRYSTAL-TO-3.3V, 2.5V LVPECL CLOCK GENERATOR

ICS843031I-01

GENERAL DESCRIPTION

The ICS843031I-01 is an 10Gb Ethernet Clock Generator. The ICS843031I-01 uses an 18pF parallel resonant crystal. The ICS843031I-01 has excellent <1ps phase jitter performance, over the 1.875MHz - 20MHz integration range. The ICS843031I-01 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


FEATURES

- One differential 3.3V or 2.5V LVPECL output
- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Output frequencies: 280MHz 340MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 312.5MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.46ps (typical)
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

COMMON CONFIGURATION TABLE


| | Output Frequency | | | |
|-------------------------|------------------|---|-----------------------------|-------|
| Crystal Frequency (MHz) | M | N | Multiplication Value M/N | (MHz) |
| 25 | 25 | 2 | 12.5 | 312.5 |

BLOCK DIAGRAM



1

PIN ASSIGNMENT



ICS843031I-01

8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm
package body
G Package
Top View

TABLE 1. PIN DESCRIPTIONS

| Number | Name | Ту | ре | Description |
|--------|----------------------|--------|--------|---|
| 1 | V _{CCA} | Power | | Analog supply pin. |
| 2 | V_{EE} | Power | | Negative supply pin. |
| 3, 4 | XTAL_OUT, XTAL_IN | Input | | Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output. |
| 5 | OE | Input | Pullup | Output Enable pin. LVCMOS/LVTTL interface levels. |
| 6, 7 | nQ, Q | Output | | Differential clock outputs. LVPECL interface levels. |
| 8 | V _{cc} | Power | | Power supply pin. |

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-----------------------|-----------------|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | 4 | | pF |
| R _{PULLDOWN} | Input Pullup Resistor | | | 51 | | kΩ |

TABLE 3. OE FUNCTION TABLE

| Input | Outputs |
|-------|---------|
| OE | Q/nQ |
| 0 | Hi-Z |
| 1 | Enabled |

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_1 -0.5V to V_{cc} + 0.5V

Outputs, I_o

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, θ_{JA} 101.7°C/W (0 mps) Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|------------------------|---------|---------|-------|
| V _{cc} | Power Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{CCA} | Analog Supply Voltage | | V _{cc} – 0.12 | 3.3 | 3.465 | V |
| I _{CCA} | Analog Supply Current | | | | 12 | mA |
| I _{EE} | Power Supply Current | | | | 105 | mA |

Table 4B. Power Supply DC Characteristics, $V_{CC} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|------------------------|---------|---------|-------|
| V _{cc} | Power Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| V _{CCA} | Analog Supply Voltage | | V _{cc} – 0.12 | 2.5 | 2.625 | V |
| I _{CCA} | Analog Supply Current | | | | 12 | mA |
| I _{EE} | Power Supply Current | | | | 90 | mA |

Table 4C. LVCMOS/LVTTL DC Characteristics, $V_{cc} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = -40°C to 85° C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|--------------------|--|---------|---------|-----------------------|-------|
| \/ | Input High Voltage | $V_{CC} = 3.3V$ | 2 | | V _{cc} + 0.3 | V |
| V _{IH} | Input High Voltage | $V_{CC} = 2.5V$ | 1.7 | | V _{cc} + 0.3 | V |
| \/ | Input Low Voltage | $V_{CC} = 3.3V$ | -0.3 | | 0.8 | V |
| V _{IL} | Imput Low voitage | $V_{CC} = 2.5V$ | -0.3 | | 0.7 | V |
| I _{IH} | Input High Current | $V_{CC} = V_{IN} = 3.465V \text{ or } 2.625V$ | | | 5 | μΑ |
| I _{IL} | Input Low Current | $V_{CC} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$ | -150 | | | μΑ |

Table 4D. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = -40°C to 85° C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|--------------------|-----------------------------------|-----------------|-----------------------|---------|-----------------------|-------|
| V _{OH} | Output High Voltage; NOTE 1 | | V _{cc} - 1.4 | | V _{cc} - 0.9 | V |
| V _{OL} | Output Low Voltage; NOTE 1 | | V _{cc} - 2.0 | | V _{cc} - 1.7 | V |
| V _{SWING} | Peak-to-Peak Output Voltage Swing | | 0.6 | | 1.0 | V |

NOTE 1: Outputs terminated with 50 Ω to V_{CC} - 2V.

TABLE 5. CRYSTAL CHARACTERISTICS

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------------------------|-----------------|-------------|---------|---------|-------|
| Mode of Oscillation | | Fundamental | | | |
| Frequency | | 22.4 | 25 | 27.2 | MHz |
| Equivalent Series Resistance (ESR) | | | | 40 | Ω |
| Shunt Capacitance | | | | 7 | pF |
| Drive Level | | | | 300 | mW |

NOTE: It is not recommended to overdrive the crystal input with an external clock.

Table 6A. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$, TA = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|---------------------------------------|---|---------|---------|---------|-------|
| f _{out} | Output Frequency | | 280 | 312.5 | 340 | MHz |
| tjit(Ø) | RMS Phase Jitter (Random); NOTE 1 | 312.5MHz @ Integration Range: 1.875MHz - 20MHz | | 0.46 | | ps |
| t_R/t_F | Output Rise/Fall Time | 20% to 80% | 150 | | 500 | ps |
| odc | Output Duty Cycle | | 48 | | 52 | % |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Please refer to the Phase Noise Plots following this section.


Table 6B. AC Characteristics, $V_{CC} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|---------------------------------------|---|---------|---------|---------|-------|
| f _{out} | Output Frequency | | 280 | 312.5 | 340 | MHz |
| tjit(Ø) | RMS Phase Jitter (Random); NOTE 1 | 312.5MHz @ Integration Range: 1.875MHz - 20MHz | | 0.48 | | ps |
| t_R / t_F | Output Rise/Fall Time | 20% to 80% | 150 | | 500 | ps |
| odc | Output Duty Cycle | | 48 | | 52 | % |


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE 1: Please refer to the Phase Noise Plots following this section.

Typical Phase Noise at 312.5MHz At 3.3V




PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT


2.5V OUTPUT LOAD AC TEST CIRCUIT





OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

RMS PHASE JITTER



OUTPUT RISE/FALL TIME

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS843031I-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm CC}$ and $V_{\rm CCA}$ should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic $V_{\rm CC}$ pin and also shows that $V_{\rm CCA}$ requires that an additional10 Ω resistor along with a 10µF bypass capacitor be connected to the $V_{\rm CCA}$ pin.




FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The ICS843031I-01 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 2. CRYSTAL INPUT INTERFACE

TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A. LVPECL OUTPUT TERMINATION




FIGURE 4B. LVPECL OUTPUT TERMINATION

TERMINATION FOR 2.5V LVPECL OUTPUTS

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V_{cc} - 2V. For V_{cc} = 2.5V, the V_{cc} - 2V is very close to ground

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843031I-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS843031I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 105mA = 363.8mW
- Power (outputs)___ = 30mW/Loaded Output pair

Total Power (3.465V, with all outputs switching) = 363.8mW + 30mW = 393.8mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 $\theta_{\text{\tiny IA}}$ = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{in} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.394\text{W} * 90.5^{\circ}\text{C/W} = 120.6^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance $\theta_{_{\mathrm{JA}}}$ for 8-pin TSSOP, Forced Convection

$\theta_{_{JA}}$ by Velocity (Meters per Second)

0

1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 101.7°C/W 90.5°C/W 89.8°C/W

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of $V_{cc} - 2V$.

• For logic high,
$$V_{OUT} = V_{OH MAX} = V_{CC MAX} - 0.9V$$

$$(V_{CC_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low, $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$

$$(V_{CC_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{\text{OH_MAX}} - (V_{\text{CC_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OH_MAX}}) = [(2V - (V_{\text{CC_MAX}} - V_{\text{OH_MAX}}))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OH_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

RELIABILITY INFORMATION

Table 8. $\theta_{_{\mathrm{JA}}}$ vs. Air Flow Table for 8 Lead TSSOP

 $\theta_{_{\mathrm{JA}}}$ by Velocity (Meters per Second)

0

1

2.5

Multi-Layer PCB, JEDEC Standard Test Boards

101.7°C/W

90.5°C/W

89.8°C/W

TRANSISTOR COUNT

The transistor count for ICS843031I-01 is: 2377

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

| SYMBOL | Millin | neters |
|--------|---------|---------|
| STWBOL | Minimum | Maximum |
| N | 8 | 3 |
| А | | 1.20 |
| A1 | 0.05 | 0.15 |
| A2 | 0.80 | 1.05 |
| b | 0.19 | 0.30 |
| С | 0.09 | 0.20 |
| D | 2.90 | 3.10 |
| Е | 6.40 E | BASIC |
| E1 | 4.30 | 4.50 |
| е | 0.65 E | BASIC |
| L | 0.45 | 0.75 |
| α | 0° | 8° |
| aaa | | 0.10 |

Reference Document: JEDEC Publication 95, MO-153

Table 10. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|---------|--------------------------|--------------------|---------------|
| 843031AGI-01 | 1AI01 | 8 Lead TSSOP | tube | -40°C to 85°C |
| 843031AGI-01T | 1AI01 | 8 Lead TSSOP | tape & reel | -40°C to 85°C |
| 843031AGI-01LF | Al01L | 8 Lead "Lead-Free" TSSOP | tube | -40°C to 85°C |
| 843031AGI-01LFT | Al01L | 8 Lead "Lead-Free" TSSOP | tape & reel | -40°C to 85°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

| REVISION HISTORY SHEET | | | | | | |
|------------------------|-------|------|---|----------|--|--|
| Rev | Table | Page | Description of Change | | | |
| Α | T3 | 2 | Added OE Function Table. | 1/23/07 | | |
| А | | 1 | Common Configuration Table - corrected typo in Multiplication Value M/N column from 25 to 12.5. | 11/11/08 | | |
| | T10 | 14 | Ordering Information Table - added lead-free marking. | | | |
| | | 1 | Deleted HiPerClockS references. | | | |
| A | T5 | 4 | Crystal Characteristics Table - added note. | 10/22/12 | | |
| | | 8 | Deleted application note, LVCMOS to XTAL Interface. | 10/22/12 | | |
| | T10 | 14 | Deleted quantity from tape and reel. | | | |

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

For Tech Support

netcom@idt.com +480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800-345-7015 (inside USA) +408-284-8200 (outside USA)

