

DM54L93 Decade, Divide-by-12, and Binary Counters

General Description

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-eight.


To use their maximum count length (decade, divide-by-twelve, or four-bit binary), the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate truth table.

Features

- Typical power dissipation 16 mW
- Count frequency 15 MHz

Connection Diagram

Dual-In-Line Package



Order Number DM54L93J or DM54L93W See NS Package Number J14A or W14B

Function Tables

COUNT SEQUENCE (See Note A)

Count		Out	put	
	QD	Qc	QB	QA
0	L	L	L	L
1	L	L	L	н
2	L.	L	Н	L
3	Ł	L	Н	н
4	L	Н	L	L
5	L	Н	L	Н
6	L	Н	н	L
7	L	Н	Н	Н
8	H	L	L	L
9	H	L	L	н
10	H	L	Н	L
11	н	L	Н	Н
12	н	Н	L	L
13	н	Н	L	Н
14	н	Н	Н	L
15	н	Н	н	н

RESET/COUNT TRUTH TABLE (Note B)

Reset	Inputs	Output				
R0(1)	R0(2)	QD	Qc	QB	QA	
н	н	L	L	L	L	
L	X	COUNT				
X	L	COUNT				

Note A: Output QA is connected to input B

Note B: H = High Level, L = Low Level, X = Don't Care.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 8V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54L -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units		
Symbol			Min	Nom	Max	1 Onits
V _{CC}	Supply Voltage		4.5	5	5.5	٧
VIH	High Level Input Voltage		2			٧
V _{IL}	Low Level Input Voltage				0.7	V
Іон	High Level Output Current	l .			-0.2	mA
loL	Low Level Output Current				2	mA
fclk	Clock Frequency (Note 5)		0		6	MHz
t _W	Pulse Width (Note 5)	A	90			
		В	90			ns
		Reset	200]
t _{REL}	Reset Release time (Note 5)		200			ns
TA	Free Air Operating Tempe	rature	-55		125	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		>
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$ (Note 4)			0.15	0.3	٧
 I _L	Input Current @ Max V _{CC} = Ma		Reset			0.1	
	Input Voltage	$V_{\parallel} = 5.5V$	A			0.2	mA
			В			0.2	
l _{IH}	High Level Input	V _{CC} = Max V _I = 2.4V	Reset			10	
	Current		Α			20	μΑ
			В			20	
I _{IL}	Low Level Input	$V_{CC} = Max$ $V_{I} = 0.3V$	Reset			-0.18	
	Current		Α			-0.36	mA
			В			-0.36	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)		-3		-15	mA
loc	Supply Current	V _{CC} = Max (Note 3)				5.5	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs open, R0 inputs grounded following momentary connection to 4.5V and all other inputs grounded.


Note 4: QA outputs are tested at IOL = max plus the limit value of IIL for the B input. This permits driving the B input while maintaining full fan-out capability.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	$R_L = 4 k\Omega$		
	raiailletei	To (Output)	Min	Max	Units
fMAX	Maximum Clock Frequency	A to Q _A	6		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _D		400	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _D		400	ns

Logic Diagram



TL/F/6637-2

The J and K inputs shown without connection are for reference only and are functionally at a high level.